P83C266BDR datasheet(54/92 Pages) PHILIPS

54 / 92 page

1999 Mar 10

Philips Semiconductors

Product speciﬁcation

Microcontrollers for PAL/SECAM TV

with OSD and VST

P8xCx66 family

17.4

OSD clock generator

The clock generator comprises Phase-Locked-Loop circuitry. The frequency of the OSD clock is programmable and is

determined by the decimal value of the contents of the 8-bit OSPLL register. OSD clock frequencies within the range

4 to 12 MHz can be selected in increments of 31.25 kHz. The OSD frequency (fOSD) is calculated as shown below:

Where fHSYNCP is the horizontal sync frequency after the polarity selection circuit.

17.4.1

OSD PLL REGISTER (OSPLL)

The reset value of OSPLL is 00H.

Table 62 OSD PLL Register (SFR address C4H)

Table 63 Description of OSPLL bits

Table 64 Selection of OSD clock frequency

76543210

PLL7

PLL6

PLL5

PLL4

PLL3

PLL2

PLL1

PLL0

BIT

SYMBOL

DESCRIPTION

7 to 0

PLL7 to PLL0 These 8 bits are used to select the OSD clock frequency. Examples of OSD clock

selection are shown in Table 64.

OSPLL VALUE

OSD FREQUENCY (MHz)

00H

4.00

3FH

6.00

7FH

8.00

BFH

10.00

FFH

12.00

OSD

HSYNCP

129

OSPLL value

()

Fig.33 OSD PLL.

handbook, halfpage

MGM681

OSPLL

(C4H)

DIVIDER

SYSCLK

÷2

fOSD

HSYNC

PLL

HSYNCP

LOAD_SFR

RESET

P83C266BDR bảng dữ liệu(PDF) 54 Page - NXP Semiconductors

P83C266BDR bảng dữ liệu(HTML) 54 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

bảng dữ liệu tải về

Link URL