PPC34C60 datasheet(37/58 Pages) SMSC

37 / 58 page

SMSC DS – PPC34C60

Page 37

Rev. 06/01/2001

ADVANCED INFORMATION

ECP Mode

The ECP interface requests a reverse transfer by disabling the data line drivers, then lowering Inet (HINIT). The

PPC34C60 acknowledges the reverse transfer by lowering PError (HPE), and driving the data lines. When the PPC34C60

has data ready, it will lower Ack (HACK). The ECP chip will respond by raising Auto LF (HALF). The PPC34C60 then

raises Ack, signaling the ECP chip to latch the data. The ECP chip then terminates the cycle by lowering Auto LF.

TIMING SYMBOL

PPC34C60 PIN NAME

PIN NUMBER

HD[0:7]

5,8,13,15-18,20

nSTB

nHSTB

nALF

nHALF

nSEL

nHSEL

nINIT

nHINIT

BSY

HBSY

nACK

nHACK

HPE

SLCT

HSLCT

nERR

nHERR

FIGURE 11 - SPP ADDRESS WRITE TIMING (PARALLEL PORT SIGNALS)

All timing for SCLK = 24MHz.

This signaling sequence pertains to a device that has been previously selected to communicate via SPP Mode. This timing

sequence is not specified in the P1284 specification; it should not violate the P1284 spec.

See SPP Address Write Timing Parameters.

HD[0:7]

nSTB H

nALF H

nSEL H

nINIT H

BSY P

nACK P

PE P

SLCT P

nERR P

PPC34C60 bảng dữ liệu(PDF) 37 Page - SMSC Corporation

PPC34C60 bảng dữ liệu(HTML) 37 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

bảng dữ liệu tải về

Link URL