công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WM8756 bảng dữ liệu(PDF) 16 Page - Wolfson Microelectronics plc

tên linh kiện WM8756
Giải thích chi tiết về linh kiện  192KHZ SIX CHANNEL SACD COMPATIBLE AUDIO DAC
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WOLFSON [Wolfson Microelectronics plc]
Trang chủ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8756 bảng dữ liệu(HTML) 16 Page - Wolfson Microelectronics plc

Back Button WM8756 Datasheet HTML 12Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 13Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 14Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 15Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 17Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 18Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 20Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 39 page
background image
WM8756
Advance Information
AI Rev 1.3 October 2001
16
SPLIT RATE MODE
The WM8756 can be used with differing sample rates on the front and rear channels.
This allows
extremely high quality audio to be played on the front two channels whilst the other channels use normal
high quality data streams.
This mode will only work with a front data rate of 192kHz and a rear rate of 96kHz but can be used with all
the normal data formats except the two DSP modes and with the system at either 128fs or 192fs see
Figure 11.
When running in split rate mode all the channels are clocked in using a common BCKIN; the front
channels using LRCIN and all the other channels using LRCIN2 see Figure 11.
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN0
2/fs
LSB
MSB
LSB
MSB
LEFT CHANNEL
RIGHT CHANNEL
n
2
1n
2
1n
2
1n
2
1
LSB
MSB
LSB
MSB
n
2
1
n
2
1
MSB
LSB
LSB
MSB
DIN1/2
LRCIN2
LEFT CHANNEL
RIGHT CHANNEL
Figure 11 Split Rate Audio Mode Timing Diagram
Notes:
1. Figure 11 shows the timing for left justified. However, this is similar for right justified and I2S.
2. The edges of LRCIN and LRCIN2 must be coincidental.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com