WM8281ECSSLASHR datasheet(38/392 Pages) CIRRUS

tên linh kiện	WM8281ECS/R

Giải thích chi tiết về linh kiện	Low Power Audio System with Ambient Noise Cancellation and Echo Cancellation

PDF	392 Pages

Scroll/Zoom	100%

nhà sản xuất	CIRRUS [Cirrus Logic]

Trang chủ	http://www.cirrus.com

Logo

38 / 392 page

WM8281

Rev 4.0

CONTROL INTERFACE TIMING

2-WIRE (I2C) CONTROL MODE

SCLK

(input)

SDA

START

STOP

t10

Figure 8 Control Interface Timing - 2-wire (I2C) Control Mode

Test Conditions

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.

PARAMETER

SYMBOL

MIN

TYP

MAX

UNIT

SCLK Frequency

3400

kHz

SCLK Low Pulse-Width

160

SCLK High Pulse-Width

100

Hold Time (Start Condition)

160

Setup Time (Start Condition)

160

SDA, SCLK Rise Time

(10% to 90%)

SCLK frequency > 1.7MHz

SCLK frequency > 1MHz

160

SCLK frequency

≤ 1MHz

2000

SDA, SCLK Fall Time

(90% to 10%)

SCLK frequency > 1.7MHz

SCLK frequency > 1MHz

160

SCLK frequency

≤ 1MHz

200

Setup Time (Stop Condition)

160

SDA Setup Time (data input)

SDA Hold Time (data input)

SDA Valid Time

(data/ACK output)

SCLK slew (90% to 10%) = 20ns,

CLOAD (SDA) = 15pF

t10

SCLK slew (90% to 10%) = 60ns,

CLOAD (SDA) = 100pF

130

SCLK slew (90% to 10%) = 160ns,

CLOAD (SDA) = 400pF

190

SCLK slew (90% to 10%) = 200ns,

CLOAD (SDA) = 550pF

220

Pulse width of spikes that will be suppressed

tps

WM8281ECS/R bảng dữ liệu(PDF) 38 Page - Cirrus Logic

WM8281ECS/R bảng dữ liệu(HTML) 38 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL