công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WM8281ECS/R bảng dữ liệu(PDF) 222 Page - Cirrus Logic

tên linh kiện WM8281ECS/R
Giải thích chi tiết về linh kiện  Low Power Audio System with Ambient Noise Cancellation and Echo Cancellation
PDF  392 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CIRRUS [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8281ECS/R bảng dữ liệu(HTML) 222 Page - Cirrus Logic

Back Button WM8281ECS/R Datasheet HTML 218Page - Cirrus Logic WM8281ECS/R Datasheet HTML 219Page - Cirrus Logic WM8281ECS/R Datasheet HTML 220Page - Cirrus Logic WM8281ECS/R Datasheet HTML 221Page - Cirrus Logic WM8281ECS/R Datasheet HTML 222Page - Cirrus Logic WM8281ECS/R Datasheet HTML 223Page - Cirrus Logic WM8281ECS/R Datasheet HTML 224Page - Cirrus Logic WM8281ECS/R Datasheet HTML 225Page - Cirrus Logic WM8281ECS/R Datasheet HTML 226Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 222 / 392 page
background image
WM8281
222
Rev 4.0
REGISTER
ADDRESS
LABEL
REFERENCE
GP5_FALL_TRIG_STS
GP5_RISE_TRIG_STS
JD1_FALL_TRIG_STS
JD1_RISE_TRIG_STS
0D51h
MICD_CLAMP_FALL_EINT1
See “Interrupts”
MICD_CLAMP_RISE_EINT1
GP5_FALL_EINT1
GP5_RISE_EINT1
JD1_FALL_EINT1
JD1_RISE_EINT1
0D52h
MICD_CLAMP_FALL_EINT2
See “Interrupts”
MICD_CLAMP_RISE_EINT2
GP5_FALL_EINT2
GP5_RISE_EINT2
JD1_FALL_EINT2
JD1_RISE_EINT2
0D53h
IM_MICD_CLAMP_FALL_EINT1
See “Interrupts”
IM_MICD_CLAMP_RISE_EINT1
IM_GP5_FALL_EINT1
IM_GP5_RISE_EINT1
IM_JD1_FALL_EINT1
IM_JD1_RISE_EINT1
0D54h
IM_MICD_CLAMP_FALL_EINT2
See “Interrupts”
IM_MICD_CLAMP_RISE_EINT2
IM_GP5_FALL_EINT2
IM_GP5_RISE_EINT2
IM_JD1_FALL_EINT2
IM_JD1_RISE_EINT2
0D56h
MICD_CLAMP_DB
See “External Accessory Detection”
JD1_DB
3000h to
31FFh
WSEQ_DATA_WIDTHn
See “Control Write Sequencer”
WSEQ_ADDRn
WSEQ_DELAYn
WSEQ_DATA_STARTn
WSEQ_DATAn
Table 81
Sleep Mode ‘Always-On’ Control Registers
The ‘Always-On’ digital input / output pins are listed in Table 82. All other digital input pins will have no
effect in Sleep mode. The IRQ
¯¯¯ output is normally de-asserted in Sleep mode.
Note that, in Sleep mode, the IRQ
¯¯¯ output can only be asserted in response to the JD1 or GP5 control
signals (these described in the following section). If the IRQ
¯¯¯ output is asserted in Sleep mode, it can
only be de-asserted after a Wake-Up transition.
PIN NAME
DESCRIPTION
REFERENCE
LDOENA
Enable pin for LDO1
See “Charge Pumps, Regulators and
Voltage Reference
”
RESET
¯¯¯¯¯¯
Digital Reset input (active low)
See “Hardware Reset, Software Reset,
Wake-Up, and Device ID
”
MCLK2
Master clock 2
See “Clocking and Sample Rates”
GPIO5
General Purpose pin GPIO5
See “General Purpose Input / Output”
IRQ
¯¯¯
Interrupt Request (IRQ) output
See “Interrupts”
Table 82
Sleep Mode ‘Always-On’ Digital Input Pins



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com