KSZ8091RNA datasheet(9/62 Pages) MICROCHIP

9 / 62 page

 2016 Microchip Technology Inc.

DS00002275A-page 9

KSZ8091RNA/RND

2.1

Strap-In Options - KSZ8091RNA/RND

The PHYAD[1:0] and PME_EN strap-in pins are latched at the de-assertion of reset. In some systems, the RMII MAC

receive input pins may drive high/low during power-up or reset, and consequently cause the PHYAD[1:0] and PME_EN

strap-in pins, shared pin with the RMII CRS_DV and RXER signals respectively, to be latched to the unintended high/

low state. In this case, an external pull-up (4.7 kΩ) or pull-down (1.0 kΩ) should be added on the PHYAD[1:0] and

PME_EN strap-in pins to ensure that the intended value is strapped-in correctly.

Note 2-4

Ipu/O = Input with internal pull-up (see Electrical Characteristics for value) during power-up/reset;

output pin otherwise.

Ipd/O = Input with internal pull-down (see Electrical Characteristics for value) during power-up/reset;

output pin otherwise.

TABLE 2-2:

STRAP-IN OPTIONS - KSZ8091RNA/RND

Pin Number

Pin Name

Type

Note 2-4

Description

PHYAD[1:0]

Ipd/O

The PHY Address is latched at the de-assertion of reset and is con-

figurable to either one of the following two values:

Pull-up = PHY Address is set to 00011b (3h)

Pull-down (default) = PHY Address is set to 00000b (0h)

PHY Address 0 is assigned by default as the broadcast PHY

address, but it can be assigned as a unique PHY address after writ-

ing a ‘1’ to Register 16h, Bit [9].

PHY Address bits [4:2] are set to 000 by default.

PME_EN

Ipd/O

PME Output for Wake-On-LAN

Pull-up = Enable

Pull-down (default) = Disable

At the de-assertion of reset, this pin value is latched into Register

16h, Bit [15].

ANEN_SPEED

Ipu/O

Auto-Negotiation Enable and Speed Mode

Pull-up (default) = Enable Auto-Negotiation and set 100 Mbps Speed

Pull-down = Disable Auto-Negotiation and set 10 Mbps Speed

At the de-assertion of reset, this pin value is latched into Register 0h,

Bit [12] for Auto-Negotiation enable/disable, Register 0h, Bit [13] for

the Speed select, and Register 4h (Auto-Negotiation Advertisement)

for the Speed capability support.

KSZ8091RNA bảng dữ liệu(PDF) 9 Page - Microchip Technology

KSZ8091RNA bảng dữ liệu(HTML) 9 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL