công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STW5094 bảng dữ liệu(PDF) 10 Page - STMicroelectronics

tên linh kiện STW5094
Giải thích chi tiết về linh kiện  18 BIT 8kHz TO 48kHz LOW POWER STEREO AUDIO DAC WITH INTEGRATED POWER AMPLIFIERS AND VOICE CODEC
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW5094 bảng dữ liệu(HTML) 10 Page - STMicroelectronics

Back Button STW5094 Datasheet HTML 6Page - STMicroelectronics STW5094 Datasheet HTML 7Page - STMicroelectronics STW5094 Datasheet HTML 8Page - STMicroelectronics STW5094 Datasheet HTML 9Page - STMicroelectronics STW5094 Datasheet HTML 10Page - STMicroelectronics STW5094 Datasheet HTML 11Page - STMicroelectronics STW5094 Datasheet HTML 12Page - STMicroelectronics STW5094 Datasheet HTML 13Page - STMicroelectronics STW5094 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 37 page
background image
STw5094
10/37
III PROGRAMMABLE REGISTERS
Control Register CR0 Functions (Address: 0x00)
(1): significant in companded mode only
*: state at power on initialization
Control Register CR1 Functions (Address: 0x01)
(1) significant in companded mode only
*: state at power on initialization
X: reserved: write 0
7
65432
10
Function
F(1:0)
VFS
CM
MA
IA
FF
B7
0
0
1
1
0
1
0
1
MCLK or AUXCLK = 512 kHz
MCLK or AUXCLK = 1.536 MHz
MCLK or AUXCLK = 2.048 MHz
MCLK or AUXCLK = 2.560 MHz
*
0
1
Voice Data Fs is 8 kHz
*
Voice Data Fs is 16 kHz
0
1
Linear code
*
Companded code
Linear Code
Companded Code
0
0
1
1
0
1
0
1
2-complement
*
sign and magnitude
2-complement
1-complement
µ-law: CCITT D3-D4
*
µ-law: Bare Coding
A-law including even bit inversion
A-law: Bare Coding
0
1
B1 and B2 consecutive
(1) *
B1 and B2 separated
(1)
0
1
8 bits time-slot
(1) *
7 bits time-slot
(1)
76
5432
10
Function
DM(1:0)
MR
MX
EN
TS
DL
0
1
1
X
0
1
delayed data timing
*
non-delayed normal data timing
non-delayed reverse data timing
X
0
1
DR connected to RX path
*
CR2 connected to RX path
(1)
0
1
TX path connected to DX
*
CR3 connected to DX
(1)
0
1
PCM I/F disabled
*
PCM I/F enabled
0
1
B1 channel selected
*
B2 channel selected
(1)
0
1
Normal operation
*
Digital Loopback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com