| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PC87373 bảng dữ liệu(PDF) 109 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87373 bảng dữ liệu(HTML) 109 Page - National Semiconductor (TI) |
|
109 / 174 page ![]() 7.0 Fan Speed Control (Continued) 109 www.national.com Revision 1.1 7.3.3 Fan Speed Control Duty-Cycle Register (FCDCR) This register controls the duty-cycle of the FANPWM signal. It is reset by hardware to FFh. Power Well: VDD3 Location: Device specific Type: R/W 7.4 FAN SPEED CONTROL REGISTER BITMAP Bit 76 5 43210 Name DUTY-CYC Reset 1 1 1 11111 Bit Description 7-0 DUTY-CYC (Duty-Cycle Value). The binary value of this 8-bit field determines the number of clock cycles (out of a 256-cycle period) during which the PWM output is high (a high FANPWM is either equal to or the inverse of the PWM output, depending on the FANCTL_INV configuration bit). 00h: The PWM output is continuously low 01h - FEh: The PWM output is high for [DUTY-CYC] number of clock cycles and low for [256-DUTY-CYC] number of clock cycles FFh: The PWM output is continuously high (default) Table 41. Fans Speed Control Register Bitmap Register Bits Offset Mnemonic 76543210 Device Specific1 1. The location of this register is defined in Section 3.15.1 on page 67. FCPSR CLK_SEL PRE-SCALE Device Specific1 FCDCR DUTY-CYC |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |