SC16C554 datasheet(32/55 Pages) PHILIPS

32 / 55 page

Philips Semiconductors

SC16C554/554D

Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder

Product data

Rev. 05 — 10 May 2004

32 of 55

9397 750 13132

7.8 Modem Status Register (MSR)

This register provides the current state of the control interface signals from the

modem, or other peripheral device to which the SC16C554/554D is connected.

Four bits of this register are used to indicate the changed information. These bits are

set to a logic 1 whenever a control input from the modem changes state. These bits

are set to a logic 0 whenever the CPU reads this register.

LSR[0]

Receive data ready.

Logic 0 = No data in receive holding register or FIFO (normal default

condition).

Logic 1 = Data has been received and is saved in the receive holding

Table 19:

Line Status Register bits description…continued

Bit

Symbol

Description

Table 20:

Modem Status Register bits description

Bit

Symbol

Description

MSR[7]

CD (Active-HIGH, logical 1). Normally this bit is the complement of the

CD input. In the loop-back mode this bit is equivalent to the OP2 bit in the

MCR register.

MSR[6]

RI (Active-HIGH, logical 1). Normally this bit is the complement of the RI

input. In the loop-back mode this bit is equivalent to the OP1 bit in the

MCR register.

MSR[5]

DSR (Active-HIGH, logical 1). Normally this bit is the complement of the

DSR input. In loop-back mode this bit is equivalent to the DTR bit in the

MCR register.

MSR[4]

CTS. CTS functions as hardware ﬂow control signal input if it is enabled

via EFR[7]. The transmit holding register ﬂow control is enabled/disabled

by MSR[4]. Flow control (when enabled) allows starting and stopping the

transmissions based on the external modem CTS signal. A logic 1 at the

CTS pin will stop SC16C554/554D transmissions as soon as current

character has ﬁnished transmission. Normally MSR[4] is the complement

of the CTS input. However, in the loop-back mode, this bit is equivalent to

the RTS bit in the MCR register.

MSR[3]

∆CD [1]

Logic 0 = No CD change (normal default condition).

Logic1=The CD input to the SC16C554/554D has changed state

since the last time it was read. A modem Status Interrupt will be

generated.

MSR[2]

∆RI [1]

Logic 0 = No RI change (normal default condition).

Logic1=The RI input to the SC16C554/554D has changed from a

logic 0 to a logic 1. A modem Status Interrupt will be generated.

SC16C554 bảng dữ liệu(PDF) 32 Page - NXP Semiconductors

SC16C554 bảng dữ liệu(HTML) 32 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

bảng dữ liệu tải về

Link URL