| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MIC45116 bảng dữ liệu(PDF) 28 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MIC45116 bảng dữ liệu(HTML) 28 Page - Microchip Technology |
|
28 / 42 page ![]() MIC45116 DS20005571A-page 28 2016 Microchip Technology Inc. 7.0 SIMPLIFIED PCB DESIGN RECOMMENDATIONS 7.1 Periphery I/O Pad Layout and Large Pad for Exposed Heatsink The board design should begin with copper/metal pads that sit beneath the periphery leads of a mounted QFN. The board pads should extend outside the QFN package edge a distance of approximately 0.20 mm per side: EQUATION 7-1: After completion of the periphery pad design, the larger exposed pads will be designed to create the mounting surface of the QFN exposed heatsink. The primary transfer of heat out of the QFN will be directly through the bottom surface of the exposed heatsink. To aid in the transfer of generated heat into the PCB, the use of an array of plated through-hole vias beneath the mounted part is recommended. The typical via hole diameter is 0.30 mm to 0.35 mm, with center-to-center pitch of 0.80 mm to 1.20 mm. FIGURE 7-1: Package Bottom View vs. PCB Recommended Exposed Metal Trace. Please note the exposed metal trace is a “mirror image” of the package bottom view. TotalPadLength 8mm 0.20mm 2sides 8.4mm = + = |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |