MCP39F511 datasheet(34/62 Pages) MICROCHIP

34 / 62 page

MCP39F511

DS20005393B-page 34

 2015 Microchip Technology Inc.

6.5.2

24-BIT ADC RESET MODE

(SOFT RESET MODE)

24-bit ADC Reset mode (also called Soft Reset) can

only

entered

through

setting

high

the

RESET<1:0> bits in the System Configuration Register

the converters are active but their output is forced to ‘0’.

6.5.3

ADC SHUTDOWN MODE

ADC Shutdown mode is defined as a state where the

converters and their biases are OFF, consuming only

leakage current. When the Shutdown bit is reset to ‘0’,

the analog biases will be enabled, as well as the clock

and the digital circuitry.

Each converter can be placed in Shutdown mode

independently. This mode is only available through

programming of the SHUTDOWN<1:0> bits in the

System Configuration Register register.

6.5.4

VREF TEMPERATURE

COMPENSATION

If desired, the user can calibrate out the temperature

drift for ultra-low VREF drift.

The internal voltage reference comprises a proprietary

circuit and algorithm to compensate first-order and

second-order

temperature

coefficients.

The

compensation allows very low temperature coefficients

(typically 10 ppm/°C) on the entire range of

temperatures from -40°C to +125°C. This temperature

coefficient varies from part to part.

The temperature coefficient can be adjusted on each

part through the System Configuration Register

The typical variation of the temperature coefficient of

the internal voltage reference, with respect to

VREFCAL register code, is shown in Figure 6-1.

FIGURE 6-1:

VREF Tempco vs. VREFCAL

Trimcode Chart.

128

192

256

VREFCAL Register Trim Code (decimal)

MCP39F511 bảng dữ liệu(PDF) 34 Page - Microchip Technology

MCP39F511 bảng dữ liệu(HTML) 34 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL