MCP39F511 datasheet(23/62 Pages) MICROCHIP

23 / 62 page

 2015 Microchip Technology Inc.

DS20005393B-page 23

MCP39F511

5.0

CALCULATION ENGINE (CE)

DESCRIPTION

5.1

Computation Cycle Overview

The MCP39F511 uses a coherent sampling algorithm

to phase lock the sampling rate to the line frequency

with an integer number of samples per line cycle, and

reports all power output quantities at a 2N number of

line cycles. This is defined as a computation cycle and

is dependent on the line frequency, so any change in

the line frequency will change the update rate of the

power outputs.

5.2

Accumulation Interval Parameter

The accumulation interval is defined as an 2N number

of line cycles, where N is the value in the Accumulation

Interval Parameter register.

5.3

Raw Voltage and Currents Signal

Conditioning

The first set of signal conditioning that occurs inside the

MCP39F511 is shown in Figure 5-1. All conditions set

in this diagram effect all of the output registers (RMS

current, RMS voltage, Active power, Reactive power,

Apparent power, etc.). The gain of the PGA, the

Shutdown and Reset status of the 24-bit ADCs are all

controlled through the System Configuration Register.

For DC applications, offset can be removed by using

the DC Offset Current register. To compensate for any

external phase error between the current and voltage

channels, the Phase Compensation register can be

used.

See Section 9.0 “MCP39F511 Calibration” for more

information on device calibration.

5.4

RMS Current and RMS Voltage

The

MCP39F511

device

provides

true

RMS

measurements. The MCP39F511 device has two

simultaneous sampling 24-bit A/D converters for the

current and voltage measurements. The root mean

square calculations are performed on 2N current and

voltage samples, where N is defined by the register

Accumulation Interval Parameter.

EQUATION 5-1:

RMS CURRENT AND

VOLTAGE

FIGURE 5-1:

Channel I1 and V1 Signal Flow.

RMS



–



-----------------------------

RMS



–



------------------------------

CHANNEL I1

24-bit

 ADC

Multi-Level

Modulator



DCOffsetCurrent:s16

CHANNEL V1

24-bit

 ADC

Multi-Level

Modulator

HPF 1



PhaseCompensation:s16

HPF 1

PGA

I1+

I1-

PGA

V1+

V1-

SystemConfiguration:b32

Note

High-Pass Filters (HPFs) are automatically disabled in the absence of an AC signal on the voltage channel.

MCP39F511 bảng dữ liệu(PDF) 23 Page - Microchip Technology

MCP39F511 bảng dữ liệu(HTML) 23 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL