P89LPC930FDH datasheet(48/55 Pages) PHILIPS

48 / 55 page

Philips Semiconductors

P89LPC930/931

8-bit microcontrollers with two-clock 80C51 core

Product data

Rev. 05 — 15 December 2004

48 of 55

9397 750 14472

[1]

Parameters are valid over operating temperature range unless otherwise speciﬁed. Parts are tested to 2 MHz, but are guaranteed to

operate down to 0 Hz.

[2]

When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to

hold the device in reset at power-up until VDD has reached its speciﬁed level. When system power is removed VDD will fall below the

minimum speciﬁed operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout

detect circuit may be required to hold the device in reset when VDD falls below the minimum speciﬁed operating voltage.

tSPIF

Fall time

see Figures

15, 16, 17, 18

SPI outputs (SPICLK, MOSI,

MISO)

100

SPI inputs (SPICLK, MOSI,

MISO, SS)

2000

Table 9:

AC characteristics…continued

VDD = 3.0 V to 3.6 V, unless otherwise speciﬁed.

Tamb = −40 °Cto+85 °C for industrial, unless otherwise speciﬁed.[1]

Symbol

Parameter

Conditions

Variable clock

fosc =18MHz

Unit

Min

Max

Min

Max

Fig 15. SPI master timing (CPHA = 0).

tCLCL

tSPICLKH

tSPICLKL

Master LSB/MSB out

Master MSB/LSB out

tSPIDH

tSPIDSU

tSPICLKL

tSPICLKH

tSPIF

tSPIOH

tSPIDV

tSPIR

tSPIDV

tSPIF

tSPIR

SPICLK

(CPOL = 0)

(output)

002aaa156

SPICLK

(CPOL = 1)

(output)

MISO

(input)

MOSI

(output)

LSB/MSB in

MSB/LSB in

P89LPC930FDH bảng dữ liệu(PDF) 48 Page - NXP Semiconductors

P89LPC930FDH bảng dữ liệu(HTML) 48 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

bảng dữ liệu tải về

Link URL