ST72561 datasheet(134/262 Pages) STMICROELECTRONICS

134 / 262 page

ST72561

134/262

LIN

SCI

 SERIAL COMMUNICATION INTERFACE (SCI Mode) (Cont’d)

10.7.8 SCI Mode Register Description

STATUS REGISTER (SCISR)

Read Only

Reset Value: 1100 0000 (C0h)

Bit 7 = TDRE Transmit data register empty.

This bit is set by hardware when the content of the

TDR register has been transferred into the shift

the SCICR2 register. It is cleared by a software se-

quence (an access to the SCISR register followed

by a write to the SCIDR register).

0: Data is not transferred to the shift register

1: Data is transferred to the shift register

Bit 6 = TC Transmission complete.

This bit is set by hardware when transmission of a

character containing Data is complete. An inter-

rupt is generated if TCIE=1 in the SCICR2 regis-

ter. It is cleared by a software sequence (an ac-

cess to the SCISR register followed by a write to

the SCIDR register).

0: Transmission is not complete

1: Transmission is complete

Note: TC is not set after the transmission of a Pre-

amble or a Break.

Bit 5 = RDRF Received data ready flag.

This bit is set by hardware when the content of the

RDR register has been transferred to the SCIDR

SCICR2 register. It is cleared by a software se-

quence (an access to the SCISR register followed

by a read to the SCIDR register).

0: Data is not received

1: Received data is ready to be read

Bit 4 = IDLE Idle line detected.

This bit is set by hardware when an Idle Line is de-

tected. An interrupt is generated if the ILIE=1 in

the SCICR2 register. It is cleared by a software se-

quence (an access to the SCISR register followed

by a read to the SCIDR register).

0: No Idle Line is detected

1: Idle Line is detected

Note: The IDLE bit will not be set again until the

RDRF bit has been set itself (i.e. a new idle line oc-

curs).

Bit 3 = OR Overrun error

The OR bit is set by hardware when the word cur-

rently being received in the shift register is ready to

be transferred into the RDR register whereas

RDRF is still set. An interrupt is generated if RIE=1

in the SCICR2 register. It is cleared by a software

sequence (an access to the SCISR register fol-

lowed by a read to the SCIDR register).

0: No Overrun error

1: Overrun error detected

Note: When this bit is set, RDR register contents

will not be lost but the shift register will be overwrit-

ten.

Bit 2 = NF Character Noise flag

This bit is set by hardware when noise is detected

on a received character. It is cleared by a software

sequence (an access to the SCISR register fol-

lowed by a read to the SCIDR register).

0: No noise

1: Noise is detected

Note: This bit does not generate interrupt as it ap-

pears at the same time as the RDRF bit which it-

self generates an interrupt.

Bit 1 = FE Framing error.

This bit is set by hardware when a de-synchroniza-

tion, excessive noise or a break character is de-

tected. It is cleared by a software sequence (an

access to the SCISR register followed by a read to

the SCIDR register).

0: No Framing error

1: Framing error or break character detected

Notes:

– This bit does not generate an interrupt as it ap-

pears at the same time as the RDRF bit which it-

self generates an interrupt. If the word currently

being transferred causes both a frame error and

an overrun error, it will be transferred and only

the OR bit will be set.

Bit 0 = PE Parity error.

This bit is set by hardware when a byte parity error

occurs (if the PCE bit is set) in receiver mode. It is

cleared by a software sequence (a read to the sta-

tus register followed by an access to the SCIDR

data register). An interrupt is generated if PIE=1 in

the SCICR1 register.

0: No parity error

1: Parity error detected

TDRE

RDRF

IDLE

OR1)

NF1)

FE1)

PE1)

ST72561 bảng dữ liệu(PDF) 134 Page - STMicroelectronics

ST72561 bảng dữ liệu(HTML) 134 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL