VSP1221 datasheet(11/26 Pages) TI

11 / 26 page

www.ti.com

Control Register

Programmable-Gain Amplifier (PGA) Register

VSP1221

SLES012A – SEPTEMBER 2001 – REVISED JULY 2004

SD15

SD1

SD0

SD14

SD12

SD10

SD9

SD8

SD7

SD6

SD5

SD4

SD3

SD2

SD1

MSB

LSB

RD/W

Re-

STBYZ

CLAMPPIN

Reserved

RTSY

served

Address

Data

BIT

NAME

DEFAULT VALUE

DESCRIPTION

SD0

RTSY

RTSY = 0, no change

RTSY = 1, reset all register bits to their default settings

SD1

RESERVED

Reserved

SD2

RESERVED

Reserved

SD3-SD5

RESERVED

All 0

Reserved

SD6

RESERVED

Reserved

SD7

OB = 0, optical-black calibration disable(1)

OB = 1, optical-black calibration enable

SD8

CLAMPPIN(2)

CLAMPPIN = 1, disable clamping on PIN (pin 31), connect PIN directly to ground.

CLAMPPIN = 0, enable clamping on PIN (pin 31), connect PIN to ground via capacitor.

SD9

STBYZ

STBYZ = 0, device in power-down mode (software power down) STBYZ = 1, no change

(1)

Under this condition, the previous value of black level remains unchanged.

(2)

See the CCD input section.

SD15

SD0

SD14

SD13

SD12

SD11

SD10

SD9

SD8

SD7

SD6

SD5

SD4

SD3

SD2

SD1

MSB

LSB

RD/WR

MSB

GAIN

LSB

Address

Data

BIT

NAME

DEFAULT VALUE

DESCRIPTION

SD0-DS9

GAIN

All 0

Programmable-gain control

Gain step = 0.05 dB

Minimum gain = 0 dB

Maximum gain = 36 dB

Code

Gain

0000000000

0 dB

0000000001

0.05 dB

1011001111

35.95 dB

1011010000

36 dB

Higher codes

36 dB

VSP1221 bảng dữ liệu(PDF) 11 Page - Texas Instruments

VSP1221 bảng dữ liệu(HTML) 11 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

bảng dữ liệu tải về

Link URL