công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WM8595 bảng dữ liệu(PDF) 26 Page - Wolfson Microelectronics plc

tên linh kiện WM8595
Giải thích chi tiết về linh kiện  24-bit 192kHz 2Vrms Multi-Channel CODEC
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WOLFSON [Wolfson Microelectronics plc]
Trang chủ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8595 bảng dữ liệu(HTML) 26 Page - Wolfson Microelectronics plc

Back Button WM8595 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 30Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 82 page
background image
WM8595
Production Data
w
PD, Rev 4.2, January 2011
26
DIGITAL AUDIO INTERFACE
Digital audio data is transferred to and from the WM8595 via the digital audio interface. The DACs
have independent data inputs and master clocks, bit clocks and left/right frame clocks, and operate
in both master or slave mode The ADC has independent master clock, bit clock and left/right frame
clock in addition to its data output, and can operate in both master and slave modes.
MASTER MODE
The ADC audio interface requires both a left/right frame clock (ADCLRCLK) and a bit clock
(ADCBCLK). These can be supplied externally (slave mode) or they can be generated internally
(master mode). Selection of master and slave mode is achieved by setting ADC_MSTR in ADC
Control Register 3.
The frequency of ADCLRCLK in master mode is dependent upon the ADC master clock frequency
and the ADC_SR[2:0] bits.
The frequency of ADCBCLK in master mode can be selected by ADC_BCLKDIV[1:0].
Both DAC1 and DAC2 operate in slave mode only.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R14
ADC_CTRL2
0Eh
2:0
ADC_
SR[2:0]
000
ADC MCLK:LRCLK Ratio
000 = Auto detect
001 = 128fs
010 = 192fs
011 = 256fs
100 = 384fs
101 = 512fs
110 = 768fs
111 = Reserved
5:3
ADC_BCLK
DIV[2:0]
000
ADC BCLK Rate
000 = MCLK / 4
001 = MCLK / 8
010 = 32fs
011 = 64fs
100 = 128fs
All other values of ADC_BCLKDIV[2:0] are
reserved
R15
ADC_CTRL3
0Fh
0
ADC_
MSTR
0
ADC Master Mode Select
0 = Slave mode, ADCBCLK and ADCLRCLK
are inputs to WM8595
1 = Master mode, ADCBCLK and
ADCLRCLK are outputs from WM8595
Table 12 ADC Master Mode Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com