công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

DP83932C bảng dữ liệu(PDF) 83 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
tên linh kiện DP83932C
Giải thích chi tiết về linh kiện  MHz SONICTM Systems-Oriented Network Interface Controller
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NSC [National Semiconductor (TI)]
Trang chủ  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83932C bảng dữ liệu(HTML) 83 Page - National Semiconductor (TI)

Back Button DP83932C Datasheet HTML 79Page - National Semiconductor (TI) DP83932C Datasheet HTML 80Page - National Semiconductor (TI) DP83932C Datasheet HTML 81Page - National Semiconductor (TI) DP83932C Datasheet HTML 82Page - National Semiconductor (TI) DP83932C Datasheet HTML 83Page - National Semiconductor (TI) DP83932C Datasheet HTML 84Page - National Semiconductor (TI) DP83932C Datasheet HTML 85Page - National Semiconductor (TI) DP83932C Datasheet HTML 86Page - National Semiconductor (TI) DP83932C Datasheet HTML 87Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 98 page
background image
70 AC and DC Specifications (Continued)
Number
Parameter
20 MHz
25 MHz
33 MHz
Units
Min
Max
Min
Max
Min
Max
T9
BSCK to Address Valid
3
26
3
24
3
22
ns
T11a
BSCK to AS Low
17
15
13
ns
T11c
BSCK to ECS Low
19
17
15
ns
T12a
BSCK to AS High
17
15
13
ns
T12c
BSCK to ECS High
19
17
15
ns
T13a
BSCK to DS Low
16
14
12
ns
T13b
BSCK to DS High
16
14
12
ns
T14
AS Low Width
44
34
24
ns
T15a
AS High Width
45
35
25
ns
T16
Read Data Strobe High Width
45
35
25
ns
T17
Read Data Strobe Low Width
40
30
20
ns
T19
Address Hold Time from AS
18
14
10
ns
T22
Address Valid to AS
962
ns
T23a
Read Data Setup Time to BSCK
5
4
3
ns
T24a
Read Data Hold Time from BSCK
5
5
5
ns
T28
BSCK to MRW (Read) Valid (Note 1)
26
24
22
ns
T30
DSACK01 Setup to BSCK (Note 2)
5
4
3
ns
T30a
STERM Setup to BSCK (Note 2)
5
4
3
ns
T31
DSACK01 Hold from BSCK
9
8
7
ns
T31a
STERM Hold from BSCK
8
7
6
ns
Note 1
For successive read operations MRW remains high
Note 2
Meeting the setup time for DSACK01 or STERM guarantees that the SONIC will terminate the memory cycle 1
bus clocks after DSACK01 were
sampled or 1 cycle after STERM was sampled T2 states will be repeated until DSACK01 or STERM are sampled properly in a low state If the SONIC samples
DSACK01 or STERM low during the T1 or first T2 state respectively the SONIC will finish the current access in a total of two bus clocks instead of three (assuming
that programmable wait states are set to 0) DSACK01 are asynchronously sampled and STERM is synchronously sampled
83



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com