DEN

VODSEL

TRFB

24

REN

RRFB

RPWDNB

TCLK

TPWDNB

SERIALIZER ± DS90C241

PLL

Timing

and

Control

RIN-

DESERIALIZER ± DS90C124

PLL

Timing

and

Control

24

LOCK

RCLK

Clock

Recovery

PRE

DS90C124, DS90C241

SNLS209L – NOVEMBER 2005 – REVISED APRIL 2013

www.ti.com

Block Diagram

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings

(1)

−0.3V to +4V

LVCMOS/LVTTL Input Voltage

LVCMOS/LVTTL Output Voltage

LVDS Receiver Input Voltage

−0.3V to 3.9V

LVDS Driver Output Voltage

−0.3V to 3.9V

LVDS Output Short Circuit Duration

10 ms

Junction Temperature

+150°C

Storage Temperature

−65°C to +150°C

Lead Temperature (Soldering, 4 seconds)

+260°C

Maximum Package Power Dissipation Capacity Package Derating:

48L TQFP

1/

DS90C241

45.8°C/W (4L JEDEC); 75.4°C/W (2L JEDEC)

21.0°C/W

DS90C124

45.4°C/W (4L JEDEC); 75.0°C/W (2L JEDEC)

21.1°C/W

ESD Rating (HBM)

≥±8 kV

ESD Rating (ISO10605)

DS90C241 meets ISO 10605

±8 kV

±25 kV

(1)

“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of

device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or

other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating

Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

2

Submit Documentation Feedback

Copyright © 2005–2013, Texas Instruments Incorporated

Product Folder Links: DS90C124 DS90C241