DP83849IFVSSLASHNOPB datasheet(86/105 Pages) TI1

86 / 105 page

DP83849IF

SNOSAX8D – JUNE 2009 – REVISED APRIL 2013

www.ti.com

10.2.4

RMII and Bypass Register (RBR)

This register configures the RMII/MII Interface Mode of operation. This register controls selecting MII,

RMII, or Single Clock MII mode for Receive or Transmit. In addition, several additional bits are included to

allow datapath selection for Transmit and Receive in multiport applications.

Table 10-19. RMII and Bypass Register (RBR), addresses 17h

Bit

Bit Name

Default

Description

SIM_WRITE

0, RW

Simultaneous Write:

Setting this bit in port A register space enables simultaneous write to Phy registers

in both ports. Subsequent writes to port A registers will write to registers in both

ports A and B.

1 = Simultaneous writes to both ports.

0 = Per-port write.

RESERVED

0, RO

RESERVED: Writes ignored, read as 0.

DIS_TX_OPT

0, RW

Disable RMII TX Latency Optimization:

Normally the RMII Transmitter will minimize the transmit latency by realigning the

transmit clock with the Reference clock phase at the start of a packet transmission.

Setting this bit will disable Phase realignment and ensure that IDLE bits will always

be sent in multiples of the symbol size. This will result in a larger uncertainty in

RMII transmit latency.

12:11

RX_PORT

00, RW

Receive Port:

See Section 6.5 for more information on Flexible Port Switching.

10:9

TX_SOURCE

Strap, RW

Transmit Source:

See Section 6.5 for more information on Flexible Port Switching.

00 = Not strapped for Extender Mode.

10 = Strapped for Extender Mode.

PMD_LOOP

0, RW

PMD Loopback:

0= Normal Operation.

1= Remote (PMD) Loopback.

Setting this bit will cause the device to Loopback data received from the Physical

Layer. The loopback is done prior to the MII or RMII interface. Data received at the

internal MII or RMII interface will be applied to the transmitter. This mode should

only be used if RMII mode or Single Clock MII mode is enabled.

SCMII_RX

Strap, RW

Single Clock RX MII Mode:

0= Standard MII mode.

1= Single Clock RX MII Mode.

Setting this bit will cause the device to generate receive data (RX_DV, RX_ER,

RXD[3:0]) synchronous to the X1 Reference clock. RX_CLK is not used in this

mode. This mode uses the RMII elasticity buffer to tolerate variations in clock

frequencies. This bit cannot be set if RMII_MODE is set to a 1. This bit is strapped

to 1 if EXTENDER_EN is 1 and RMII Mode is not strapped at hard reset.

SCMII_TX

Strap, RW

Single Clock TX MII Mode:

0= Standard MII mode.

1= Single Clock TX MII Mode.

Setting this bit will cause the device to sample transmit data (TX_EN, TXD[3:0])

synchronous to the X1 Reference clock. TX_CLK is not used in this mode. This bit

cannot be set if RMII_MODE is set to a 1. This bit is strapped to 1 if

EXTENDER_EN is 1 and RMII Mode is not strapped at hard reset.

RMII_MODE

Strap, RW

Reduced MII Mode:

0 = Standard MII Mode.

1 = Reduced MII Mode.

Submit Documentation Feedback

Product Folder Links: DP83849IF

DP83849IFVS/NOPB bảng dữ liệu(PDF) 86 Page - Texas Instruments

DP83849IFVS/NOPB bảng dữ liệu(HTML) 86 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL