ADC12DL065CIVSSLASHNOPB datasheet(10/35 Pages) TI1

10 / 35 page

AGND

To Internal Circuitry

I/O

ADC12DL065

SNAS249D – MARCH 2005 – REVISED APRIL 2013

www.ti.com

AC Electrical Characteristics

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, VA = VD = +3.3V, VDR =

+2.5V, PD = 0V, External VREF = +1.0V, fCLK = 65 MHz, fIN = 10 MHz, tr = tf = 2 ns, CL = 15 pF/pin, Duty Cycle Stabilizer On,

parallel output mode. Boldface limits apply for TJ = TMIN to TMAX: all other limits TJ = 25°C

(1) (2) (3) (4)

Units

Parameter

Test Conditions

Typical(5)

Limits(5)

(Limits)

fCLK1

Maximum Clock Frequency

MHz (min)

fCLK2

Minimum Clock Frequency

MHz

tCH

Clock High Time

Duty Cycle Stabilizer On

7.7

ns (min)

tCL

Clock Low Time

Duty Cycle Stabilizer On

7.7

ns (min)

tr, tf

Clock Rise and Fall Times

Duty Cycle Stabilizer On

ns (max)

tCH

Clock High Time

Duty Cycle Stabilizer Off

7.7

6.2

ns (min)

tCL

Clock Low Time

Duty Cycle Stabilizer Off

7.7

6.2

ns (min)

tr, tf

Clock Rise and Fall Times

Duty Cycle Stabilizer Off

ns (max)

tCONV

Conversion Latency

Parallel mode

Clock Cycles

3.5

ns (min)

Data Output Delay after Rising Clock

tOD

Parallel mode

6.0

Edge

ns (max)

tCONV

Conversion Latency

Multiplex mode, Channel A

7.5

Clock Cycles

tCONV

Conversion Latency

Multiplex mode, Channel B

Clock Cycles

3.5

ns (min)

tOD

Data Output Delay after Clock Edge

Multiplex mode

6.0

ns (max)

tSKEW

ABb to Data Skew

±0.5

ns (max)

tAD

Aperture Delay

tAJ

Aperture Jitter

1.2

ps rms

tDIS

Data outputs into Hi-Z Mode

tEN

Data Outputs Active after Hi-Z Mode

1.0 µF on pins 4, 14; 0.1 µF on pins

tPD

Power Down Mode Exit Cycle

5,6,12,13; 10 µF between pins 5, 6 and

µs

between pins 12, 13

(1)

The inputs are protected as shown below. Input voltage magnitudes above VA or below GND will not damage this device, provided

current is limited per Note 4 of the Absolute Maximum Ratings Table. However, errors in the A/D conversion can occur if the input goes

above VA or below GND by more than 100 mV. As an example, if VA is +3.3V, the full-scale input voltage must be ≤+3.4V to ensure

accurate conversions. See Figure 2.

(2)

To ensure accuracy, it is required that |VA–VD| ≤ 100 mV and separate bypass capacitors are used at each power supply pin.

(3)

With the test condition for VREF = +1.0V (2VP-P differential input), the 12-bit LSB is 488 µV.

(4)

Timing specifications are tested at TTL logic levels, VIL = 0.4V for a falling edge and VIH = 2.4V for a rising edge.

(5)

Typical figures are at TJ = 25°C, and represent most likely parametric norms. Test limits are ensured to TI's AOQL (Average Outgoing

Quality Level).

Figure 2.

Submit Documentation Feedback

Product Folder Links: ADC12DL065

ADC12DL065CIVS/NOPB bảng dữ liệu(PDF) 10 Page - Texas Instruments

ADC12DL065CIVS/NOPB bảng dữ liệu(HTML) 10 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

bảng dữ liệu tải về

Link URL