công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PCM1721 bảng dữ liệu(PDF) 7 Page - Burr-Brown (TI)

[Old version datasheet] Texas Instruments acquired Burr-Brown Corporation.
tên linh kiện PCM1721
Giải thích chi tiết về linh kiện  DIGITAL-TO-ANALOG CONVERTER WITH PROGRAMMABLE PLL
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  BURR-BROWN [Burr-Brown (TI)]
Trang chủ  http://www.burr-brown.com
Logo BURR-BROWN - Burr-Brown (TI)

PCM1721 bảng dữ liệu(HTML) 7 Page - Burr-Brown (TI)

Back Button PCM1721 Datasheet HTML 3Page - Burr-Brown (TI) PCM1721 Datasheet HTML 4Page - Burr-Brown (TI) PCM1721 Datasheet HTML 5Page - Burr-Brown (TI) PCM1721 Datasheet HTML 6Page - Burr-Brown (TI) PCM1721 Datasheet HTML 7Page - Burr-Brown (TI) PCM1721 Datasheet HTML 8Page - Burr-Brown (TI) PCM1721 Datasheet HTML 9Page - Burr-Brown (TI) PCM1721 Datasheet HTML 10Page - Burr-Brown (TI) PCM1721 Datasheet HTML 11Page - Burr-Brown (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
®
7
PCM1721
DAC Section
System Clock Input
System Clock Input
for DAC Section
27MHz Master
Clock Input
PLL Generated
System Clock Out
Frequency
Selection ROM
Phase Detector
and Loop Filter
VCO
Sampling Frequency Selection
256f
S/384fS Selection
N Counter
M Counter
4
1
2
TYPICAL CONNECTION DIAGRAM
Figure 1 illustrates the typical connection diagram for
PCM1721 in a MPEG2 application. The 27MHz master
video clock (fM) drives MCKI (pin 1) of PCM1721. A
programmable system clock is generated by the PCM1721
PLL, with SCKO used to drive the MPEG2 decoder’s
system clock input. The standard audio signals (data, bit
clock, and word clock) are generated in the decoder from
PCM1721’s system clock, providing synchonization of au-
dio and video signals.
PLL CIRCUIT
PCM1721 has a programmable internal PLL circuit, as
shown in Figure 2. The PLL is designed to accept a 27MHz
master clock and generate all internal system clocks required
to operate the digital filter and
∆Σ modulator, either at 256f
S
or 384fS. The PLL will directly track any variations in the
master clock’s frequency, and jitter on the system clock is
specified at 250ps maximum. Figure 3 illustrates the timing
requirements for the 27MHz master clock.
FIGURE 1. External Master Clock Input.
FIGURE 2. PPL Block Diagram.
FIGURE 3. MCKI, SCKI Input Timing.
t
CH
1/27MHz or
1/256f
S or 1/384fS
t
CL
2.0V
0.8V
tCH : 13ns (min)
tCL : 13ns (min)
DIN
BCKIN
LRCIN
SCKO
SCKI
SERO
SCKO
LRCKO
SYSCKI
MCKIN
TEST
17
16
18
2
4
6
7
8
9
ML
MC
MD
RSTB
14
23
22
21
3
11
15
10
1
19
27MHz CLK OUT
+
10µF
Post
LPF
Post
LPF
Analog
Mute
Analog
Mute
STRB
SCKO
SDO
PIO
System
Controller
Rch Analog Out
Lch Analog Out
12
13
Audio
Decoder
256f
S/384fS CLK
AGND
PGND DGND
V
CC
+5V Analog
+5V Analog
V
DD
V
CP
V
OUTL
V
OUTR
ZERO
CAP
PCM1721
Master
PLL
SCR(1)
or
PCR
NOTE: (1) SCR: System Clock Reference
PCR: Program Clock Reference
200Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com