TAS3103DBT datasheet(44/146 Pages) TI

44 / 146 page

2−12

LRCLK

L1, R1

L2, R2

L3, R3

L1, R1

L2, R2

L3, R3

SDIN

Processing Cycle

Load Output Holding Registers

Holding Register

⇒ Output Serial Registers

SDOUT

2.5

Cycle

Delay

1.5

Cycle

Delay

Processing Cycle

Load Output Holding Registers

Holding Register

⇒ Output Serial Registers

SDOUT

(a) Left-Justified Input / I2S Output

LRCLK

L1, R1

L2, R2

L3, R3

L1, R1

L2, R2

L3, R3

SDIN

Processing Cycle

Load Output Holding Registers

Holding Register

⇒ Output Serial Registers

SDOUT

2.5

Cycle

Delay

1.5

Cycle

Delay

Processing Cycle

Load Output Holding Registers

Holding Register

⇒ Output Serial Registers

SDOUT

(b) I2S Input / Left-Justified Output

Figure 2−13. SAP Input-to-Output Latency for I2S Format Conversions

The delay from input to output can thus be either 1.5 or 2.5 sample times when data format conversions are performed

that involves the I2S format. However, which delay time is obtained for a particular application is determinable and

fixed for that application, providing care is taken in the selection of MCLKI/XTALI with respect to the incoming sample

clock LRCLK.

TAS3103DBT bảng dữ liệu(PDF) 44 Page - Texas Instruments

TAS3103DBT bảng dữ liệu(HTML) 44 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL