công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CLC011 bảng dữ liệu(PDF) 7 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
tên linh kiện CLC011
Giải thích chi tiết về linh kiện  Serial Digital Video Decoder
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NSC [National Semiconductor (TI)]
Trang chủ  http://www.national.com
Logo NSC - National Semiconductor (TI)

CLC011 bảng dữ liệu(HTML) 7 Page - National Semiconductor (TI)

  CLC011 Datasheet HTML 1Page - National Semiconductor (TI) CLC011 Datasheet HTML 2Page - National Semiconductor (TI) CLC011 Datasheet HTML 3Page - National Semiconductor (TI) CLC011 Datasheet HTML 4Page - National Semiconductor (TI) CLC011 Datasheet HTML 5Page - National Semiconductor (TI) CLC011 Datasheet HTML 6Page - National Semiconductor (TI) CLC011 Datasheet HTML 7Page - National Semiconductor (TI) CLC011 Datasheet HTML 8Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 7 / 8 page
background image
Output Interface — Control Outputs
PCLK (Parallel Clock): The parallel output or word clock,
PCLK, is synchronous with the parallel data outputs, PD0–9.
The rising edge of PCLK is located at the center of the par-
allel data window.
TRS (Timing Reference Signal): The active-low TRS out-
put pulse is four parallel clock periods long. TRS is active
during decoding of both composite and component video
signals.
EAV (End of Active Video): The EAV output is pulsed low
for one cycle of the parallel clock every time an EAV timing
reference is detected during decoding of component video.
The pulse is coincident with the fourth word of the timing ref-
erence (the XYZ word). During reception of composite video,
this output is always asserted high.
NSP (New Sync Position): The active-low NSP output indi-
cates that the most recently received TRS is in a different po-
sition relative to the previous TRS. NSP remains high until
the parallel rate clock is properly aligned with the TRS, then
goes low.
PCB Layout Guidelines
The CLC011 is not as sensitive to PCB layout as some Serial
Digital Video decoders. The following suggestions will help
achieve and maintain optimum system performance.
1.
Locate the CLC011 decoder away from equalizers and
other sensitive circuitry to avoid unwanted crosstalk from
clock and data outputs which may degrade system per-
formance.
2.
The trace from the signal input connector to the CLC011
must be kept short and should not run parallel to the
data output traces.
3.
Bypass each power pin with a 0.01 µF to 0.1 µF mono-
lithic ceramic capacitor.
4.
Power the CLC011 and other clock recovery circuitry
from a separate power supply network from that of other
digital circuitry on the board.
Other PCB layout tips may be found in: “Keeping Analog Sig-
nals Pure in a Hostile Digital World”, Electronic Design, Spe-
cial Analog Issue, June 24, 1996, available from National
Semiconductor. Request Literature number 665502-001.
www.national.com
7



Html Pages

1 2 3 4 5 6 7 8


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com