công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STM32F479AI bảng dữ liệu(PDF) 144 Page - STMicroelectronics

tên linh kiện STM32F479AI
Giải thích chi tiết về linh kiện  8- to 14-bit parallel camera interface up to 54 Mbytes
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F479AI bảng dữ liệu(HTML) 144 Page - STMicroelectronics

Back Button STM32F479AI Datasheet HTML 140Page - STMicroelectronics STM32F479AI Datasheet HTML 141Page - STMicroelectronics STM32F479AI Datasheet HTML 142Page - STMicroelectronics STM32F479AI Datasheet HTML 143Page - STMicroelectronics STM32F479AI Datasheet HTML 144Page - STMicroelectronics STM32F479AI Datasheet HTML 145Page - STMicroelectronics STM32F479AI Datasheet HTML 146Page - STMicroelectronics STM32F479AI Datasheet HTML 147Page - STMicroelectronics STM32F479AI Datasheet HTML 148Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 208 page
background image
Electrical characteristics
STM32F479xx
144/208
DocID028010 Rev 2
SAI characteristics
Unless otherwise specified, the parameters given in Table 66 for SAI are derived from tests
performed under the ambient temperature, fPCLKx frequency and VDD supply voltage
conditions summarized in Table 17, with the following configuration:
Output speed is set to OSPEEDRy[1:0] = 10
Capacitive load C=30 pF
Measurement points are performed at CMOS levels: 0.5 VDD
Refer to Section 5.3.20 for more details on the input/output alternate
function
characteristics (SCK,SD,WS).
Table 66. SAI characteristics(1)
Symbol
Parameter
Conditions
Min
Max
Unit
fMCKL
SAI Main clock output
-
256 x 8K
256xFs
MHz
fCK
SAI clock frequency(2)
Master data: 32 bits
-
128xFs(3)
Slave data: 32 bits
-
128xFs
tv(FS)
FS valid time
Master mode,
2.7V ≤ VDD ≤ 3.6V
-17
ns
Master mode,
1.71V ≤ VDD ≤ 3.6V
-23
tsu(FS)
FS setup time
Slave mode
10
-
th(FS)
FS hold time
Slave mode
0
-
tsu(SD_MR)
Data input setup time
Master receiver
1
-
tsu(SD_SR)
Slave receiver
2
-
th(SD_MR)
Data input hold time
Master receiver
6
-
th(SD_SR)
Slave receiver
1
-
th(SD_B_ST)
Data output valid time
Slave transmitter (after enable edge),
2.7V ≤ VDD ≤ 3.6V
-14
Slave transmitter (after enable edge),
1.71V ≤ VDD ≤ 3.6V
-23
th(SD_B_ST)
Data output hold time
Slave transmitter (after enable edge)
9
-
tv(SD_A_MT)
Data output valid time
Master transmitter (after enable edge),
2.7V ≤ VDD ≤ 3.6V
-20
Master transmitter (after enable edge),
1.71V ≤ VDD ≤ 3.6V
-26
th(SD_A_MT)
Data output hold time
Master transmitter (after enable edge)
10
-
1. Guaranteed based on test during characterization.
2. APB clock frequency must be at least twice SAI clock frequency.
3. With Fs = 192 kHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com