STM32F303VE datasheet(132/184 Pages) STMICROELECTRONICS

132 / 184 page

Electrical characteristics

STM32F303xD STM32F303xE

132/184

DocID026415 Rev 4

Figure 41. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in

Table 68. Otherwise the reset will not be taken into account by the device.

6.3.17

Timer characteristics

The parameters given in Table 69 are guaranteed by design.

Refer to Section 6.3.15: I/O port characteristics for details on the input/output alternate

function characteristics (output compare, input capture, external clock, PWM output).

Table 69. TIMx(1)(2) characteristics

1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM4, TIM8, TIM15, TIM16, TIM17 and

TIM20 timers.

2. Guaranteed by design, not tested in production.

Symbol

Parameter

Conditions

Min

Max

Unit

tres(TIM)

Timer resolution time

-1

tTIMxCLK

fTIMxCLK = 72 MHz

13.9

fTIMxCLK = 144 MHz

6.95

fEXT

Timer external clock

frequency on CH1 to CH4

-0

fTIMxCLK/2

MHz

fTIMxCLK = 72 MHz

MHz

ResTIM

Timer resolution

TIMx (except TIM2)

bit

TIM2

tCOUNTER 16-bit counter clock period

65536

tTIMxCLK

fTIMxCLK = 72 MHz

0.0139

910

µs

fTIMxCLK = 144 MHz

0.0069

455

µs

tMAX_COUNT

Maximum possible count

with 32-bit counter

65536 × 65536 tTIMxCLK

fTIMxCLK = 72 MHz

59.65

fTIMxCLK = 144 MHz

29.825

STM32F303VE bảng dữ liệu(PDF) 132 Page - STMicroelectronics

STM32F303VE bảng dữ liệu(HTML) 132 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL