LAN9730 datasheet(12/222 Pages) MICROCHIP

12 / 222 page

LAN9730/LAN9730i

DS00001946A-page 12

 2012-2015 Microchip Technology Inc.

TABLE 2-1:

MII INTERFACE PINS

Num Pins

Name

Symbol

Buffer

Type

Description

Receive Error

(Internal PHY

Mode)

RXER

IS/O8

(PD)

In Internal PHY Mode, this pin can be configured

to display the respective internal MII signal. Refer

to the Internal MII Visibility Enable (IME) bit of the

Hardware Configuration Register (HW_CFG) on

page 125 for additional information.

Receive Error

(External

PHY Mode)

RXER

(PD)

In External PHY Mode, the signal on this pin is

input from the external PHY and indicates a

receive error in the packet.

Transmit

Error

(Internal PHY

Mode)

TXER

IS/O8

(PD)

In Internal PHY Mode, this pin can be configured

to display the respective internal MII signal. Refer

to the Internal MII Visibility Enable (IME) bit of the

Hardware Configuration Register (HW_CFG) on

page 125 for additional information.

Transmit

Error

(External

PHY Mode)

TXER

(PD)

In External PHY Mode, this pin functions as an

output to the external PHY and indicates a trans-

mit error.

Transmit

Enable

(Internal PHY

Mode)

TXEN

IS/O8

(PD)

In Internal PHY Mode, this pin can be configured

to display the respective internal MII signal. Refer

to the Internal MII Visibility Enable (IME) bit of the

Hardware Configuration Register (HW_CFG) on

page 125 for additional information.

Transmit

Enable

(External

PHY Mode)

TXEN

(PD)

In External PHY Mode, this pin functions as an

output to the external PHY and indicates valid

data on TXD[3:0].

Receive Data

Valid

(Internal PHY

Mode)

RXDV

IS/O8

(PD)

In Internal PHY Mode, this pin can be configured

to display the respective internal MII signal. Refer

to the Internal MII Visibility Enable (IME) bit of the

Hardware Configuration Register (HW_CFG) on

page 125 for additional information.

Receive Data

Valid

(External

PHY Mode)

RXDV

(PD)

In External PHY Mode, the signal on this pin is

input from the external PHY and indicates valid

data on RXD[3:0].

Receive

Clock

(Internal PHY

Mode)

RXCLK

IS/O8

(PD)

In Internal PHY Mode, this pin can be configured

to display the respective internal MII signal. Refer

to the Internal MII Visibility Enable (IME) bit of the

Hardware Configuration Register (HW_CFG) on

page 125 for additional information.

Receive

Clock

(External

PHY Mode)

RXCLK

(PD)

In External PHY Mode, this pin is the receiver

clock input from the external PHY.

LAN9730 bảng dữ liệu(PDF) 12 Page - Microchip Technology

LAN9730 bảng dữ liệu(HTML) 12 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL