AS3955 datasheet(79/111 Pages) AMSCO

79 / 111 page

ams Datasheet

Page 79

[v1-01] 2015-Apr-29

Document Feedback

AS3955 − Register Description

Interrupt Registers

Figure 89:

Mask Interrupt Register 0

Note(s) and/or Footnote(s):

1. The mask bits only mask the triggering of the physical interrupt line. The interrupt bits in the Interrupt register still get set when

the interrupt is masked.

2. Default values are loaded from EEPROM configuration block bits (MIRQ_0).

Figure 90:

Mask Interrupt Register 1

Note(s) and/or Footnote(s):

1. The mask bits only mask the triggering of the physical interrupt line. The interrupt bits in the Interrupt register still get set when

the interrupt is masked.

2. Default values are loaded from EEPROM configuration block bits (MIRQ_1).

Address 08h:

Mask Interrupt 0 (1)

Bit

Name

Default

Function

Type

7M_pu

see note (2)

Mask I_pu IRQ

M_wu_a

Mask I_wu_a IRQ

M_slp

Mask I_slp IRQ

M_eew_rf

Mask I_eew_rf IRQ

M_eer_rf

Mask I_eer_rf IRQ

M_rxe

Mask I_rxe IRQ

M_txe

Mask I_txe IRQ

M_xrf

Mask I_xrf IRQ

Address 09h:

Mask Interrupt 1 (1)

Bit

Name

Default

Function

Type

7M_rxs

see note (2)

Mask I_rxs IRQ

M_frm_err

Mask I_frm_err IRQ

M_par_err

Mask I_par_err IRQ

M_crc_err

Mask I_crc_err IRQ

M_bf_err

Mask I_bf_err IRQ

M_io_eewr

Mask I_io_eewr IRQ

M_eeac_err

Mask I_eeac_err IRQ

M_acc_err

Mask I_acc_err IRQ

AS3955 bảng dữ liệu(PDF) 79 Page - ams AG

AS3955 bảng dữ liệu(HTML) 79 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL