LIS2DS12 datasheet(47/68 Pages) STMICROELECTRONICS

47 / 68 page

DocID027753 Rev 4

47/68

LIS2DS12

8.14

FIFO_CTRL (25h)

FIFO control register 5 (r/w).

Table 51. FIFO control register

When the FIFO has been enabled, data acquired has been stored at the accelerometer

ODR and the trigger signal of FIFO writing is the accelerometer internal data-ready.

FIFO data can be stored in default configuration where inertial data as been stored as X, Y,

Z data or in module configuration:

Default configuration: 256-level inertial data (14-bit stored data for X, Y, Z)

User-selectable: 768 module data (14-bit each module)

FMODE2

FMODE1

FMODE0

INT2_STEP_

COUNT_OV

MODULE_

TO_FIFO

0(1)

1. This bit must be set to '0' for correct device operation.

0(1)

IF_CS_PU_

DIS

Table 52. FIFO control register description

FMODE [2:0]

FIFO mode selection bits. Default: 000. For further details refer to Table 53.

INT2_STEP_

COUNT_OV

Step counter overflow interrupt enable on INT2 pad. Default value: 0

(0: disabled; 1: enabled)

MODULE_TO_

FIFO

When set to '1'-logic, module routine result is send to FIFO instead of X,Y,Z

acceleration data

IF_CS_PU_DIS

When '1'-logic disconnects pull-up in if_cs pad. Default: 0

Table 53. FIFO mode selection

FMODE2 FMODE1

FMODE0

Mode

Bypass mode: FIFO turned off

FIFO mode: Stops collecting data when FIFO is full.

Reserved

Continuous-to-FIFO: Stream mode until trigger is deasserted,

then FIFO mode

Bypass-to-Continuous: Bypass mode until trigger is deasserted,

then FIFO mode

Reserved

Continuous mode: data If the FIFO is full, the new sample over-

writes the older sample.

Reserved

LIS2DS12 bảng dữ liệu(PDF) 47 Page - STMicroelectronics

LIS2DS12 bảng dữ liệu(HTML) 47 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL