công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PCF7991AT bảng dữ liệu(PDF) 9 Page - List of Unclassifed Manufacturers

tên linh kiện PCF7991AT
Giải thích chi tiết về linh kiện  Fully integrated single chip basestation
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ETC2 [List of Unclassifed Manufacturers]
Trang chủ  
Logo ETC2 - List of Unclassifed Manufacturers

PCF7991AT bảng dữ liệu(HTML) 9 Page - List of Unclassifed Manufacturers

Back Button PCF7991AT Datasheet HTML 5Page - List of Unclassifed Manufacturers PCF7991AT Datasheet HTML 6Page - List of Unclassifed Manufacturers PCF7991AT Datasheet HTML 7Page - List of Unclassifed Manufacturers PCF7991AT Datasheet HTML 8Page - List of Unclassifed Manufacturers PCF7991AT Datasheet HTML 9Page - List of Unclassifed Manufacturers PCF7991AT Datasheet HTML 10Page - List of Unclassifed Manufacturers PCF7991AT Datasheet HTML 11Page - List of Unclassifed Manufacturers PCF7991AT Datasheet HTML 12Page - List of Unclassifed Manufacturers PCF7991AT Datasheet HTML 13Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 19 page
background image
printed 1998 Apr 20
9
Philips Semiconductors
Product Specification (Rev. 1998 Apr 20)
Advanced Basestation IC
PCF7991AT
8.8.1
SERIAL INTERFACE MODE
The serial interfaces supports two modes of operation,
filtered and non-filtered communication.
If MODE is connected to VSS no filtering is applied and the
state of the interface signals is directly available at the
internal circuitry. The maximum data rate of the serial
interface is limited by the set-up and hold time as specified
(see Chapter 12).
If MODE is connected to VDD, digital filtering of SCLK and
DIN is performed offering improved immunity against
glitches on these interface signals. This mode of operation
is intended for use for so called ‘Active Antenna
Applications’, where the PCF7991AT and the
microcontroller have to communicate via long interface
wires. The digital filtering is provided by sampling the
SCLK and DIN inputs at a rate of 1/fTX, 8 µs typically. The
internal state of these signals is updated only, if two
successive samples are equal. Due to the sampling
operation a state change at the SCLK or DIN input is
delayed at least by 16
µs before it is recognized by the
internal circuitry. If DIN and DOUT are connected to each
other to form a two wire communication link, the filtering
delay between DIN and DOUT must be considered. Due to
the digital filtering, the maximum serial interface data rate
is limited to approximately 30 kbit/sec.
If digital filtering of SCLK and DIN is enabled and the device
has been forced into Power-down mode, this mode can be
terminated by setting SCLK to LOW and DIN unequal to the
status bit TXDIS (see Table 10). As a result the XTAL
oscillator is restarted and the configuration bit PD_MODE
is cleared, which causes the device to enter Idle mode.
Fig.4 Serial Interface Timing.
D7
D4
D7
D6
D5
D6
D5
D4
D3
D2
D1
D0
D3
D2
D1
D0
DIN
DOUT
SCLK
initialization
TS
TH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com