AR0330 datasheet(40/77 Pages) ONSEMI

40 / 77 page

AR0330_DS Rev. U Pub. 4/15 EN

©Semiconductor Components Industries, LLC,2015.

AR0330: 1/3-Inch CMOS Digital Image Sensor

Pixel Output Interfaces

MIPI Interface

The serial pixel data interface uses the following output-only signal pairs:

•DATA1_P

•DATA1_N

•DATA2_P

•DATA2_N

•DATA3_P

•DATA3_N

•DATA4_P

•DATA4_N

•CLK_P

•CLK_N

The signal pairs use both single-ended and differential signaling, in accordance with the

the MIPI Alliance Specification for D-PHY v1.00.00. The serial pixel data interface is

enabled by default at power up and after reset.

The DATA0_P, DATA0_N, DATA1_P, DATA1_N, CLK_P and CLK_N pads are set to the Ultra

Low Power State (ULPS) if the serial disable bit is asserted (R0x301A-B[12]=1) or when

the sensor is in the hardware standby or soft standby system states.

When the serial pixel data interface is used, the LINE_VALID, FRAME_VALID, PIXCLK

and dout[11:0] signals (if present) can be left unconnected.

Serial Configuration

The serial format should be configured using R0x31AC. This register should be

programmed to 0x0C0C when using the parallel interface.

The R0x0112-3 register can be programmed to any of the following data format settings

that are supported:

• 0x0C0C – Sensor supports RAW12 uncompressed data format

• 0x0C0A – The sensor supports RAW12 compressed format (10-bit words) using 12-10

bit A-LAW Compression. See “Compression” on page 59.

• 0x0A0A – Sensor supports RAW10 uncompressed data format. This mode is supported

by discarding all but the upper 10 bits of a pixel value.

• 0x0808 – Sensor supports RAW8 uncompressed data format. This mode is supported

by discarding all but the upper 8 bits of a pixel value (MIPI only).

The serial_format register (R0x31AE) register controls which serial interface is in use

when the serial interface is enabled (reset_register[12] = 0). The following serial formats

are supported:

• 0x0201 – Sensor supports single-lane MIPI operation

• 0x0202 – Sensor supports dual-lane MIPI operation

• 0x0204 – Sensor supports quad-lane MIPI operation

• 0x0304 - Sensor supports quad-lane HiSPi operation

The MIPI timing registers must be configured differently for 10-bit or 12-bit modes.

These modes should be configured when the sensor streaming is disabled. See Table 31

on page 41

AR0330 bảng dữ liệu(PDF) 40 Page - ON Semiconductor

AR0330 bảng dữ liệu(HTML) 40 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

bảng dữ liệu tải về

Link URL