PIC16F870SLASHPQ datasheet(97/156 Pages) MICROCHIP

97 / 156 page

Preliminary

DS30569A-page 97

PIC16F870/871

FIGURE 11-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)

FIGURE 11-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1

ADCON1

870

871

0--- 0000

u--- uuuu

EEDATA

870

871

0--- 0000

u--- uuuu

EEADR

870

871

xxxx xxxx

uuuu uuuu

EEDATH

870

871

xxxx xxxx

uuuu uuuu

EEADRH

870

871

xxxx xxxx

uuuu uuuu

EECON1

870

871

x--- x000

u--- u000

u--- uuuu

EECON2

870

871

---- ----

TABLE 11-6:

INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Devices

Power-on Reset,

Brown-out Reset

MCLR Resets

WDT Reset

Wake-up via WDT or

Interrupt

Legend: u = unchanged,

= unknown,

= unimplemented bit, read as ’0’, q = value depends

on condition, r = reserved maintain clear.

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the inter-

rupt vector (0004h).

3: See Table 11-5 for reset value for specific condition.

TPWRT

TOST

VDD

MCLR

INTERNAL POR

PWRT TIME-OUT

OST TIME-OUT

INTERNAL RESET

TPWRT

TOST

VDD

MCLR

INTERNAL POR

PWRT TIME-OUT

OST TIME-OUT

INTERNAL RESET

PIC16F870/PQ bảng dữ liệu(PDF) 97 Page - Microchip Technology

PIC16F870/PQ bảng dữ liệu(HTML) 97 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL