công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

93LC56B/ST bảng dữ liệu(PDF) 6 Page - Microchip Technology

tên linh kiện 93LC56B/ST
Giải thích chi tiết về linh kiện  2K 2.5V Microwave Serial EEPROM
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

93LC56B/ST bảng dữ liệu(HTML) 6 Page - Microchip Technology

Back Button 93LC56B/ST Datasheet HTML 2Page - Microchip Technology 93LC56B/ST Datasheet HTML 3Page - Microchip Technology 93LC56B/ST Datasheet HTML 4Page - Microchip Technology 93LC56B/ST Datasheet HTML 5Page - Microchip Technology 93LC56B/ST Datasheet HTML 6Page - Microchip Technology 93LC56B/ST Datasheet HTML 7Page - Microchip Technology 93LC56B/ST Datasheet HTML 8Page - Microchip Technology 93LC56B/ST Datasheet HTML 9Page - Microchip Technology 93LC56B/ST Datasheet HTML 10Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
93LC56A/B
DS21208A-page 6
Preliminary
© 1997 Microchip Technology Inc.
3.6
ERASE/WRITE Disable and Enable
(EWDS/EWEN)
The 93LC56A/B powers up in the ERASE/WRITE
Disable (EWDS) state. All programming modes must
be preceded by an ERASE/WRITE Enable (EWEN)
instruction. Once the EWEN instruction is executed,
programming remains enabled until an EWDS instruc-
tion is executed or VCC is removed from the device. To
protect against accidental data disturbance, the EWDS
instruction can be used to disable all ERASE/WRITE
functions and should follow all programming opera-
tions. Execution of a READ instruction is independent
of both the EWDS and EWEN instructions.
3.7
READ
The READ instruction outputs the serial data of the
addressed memory location on the DO pin. A dummy
zero bit precedes the 8-bit (93LC56A) or 16-bit
(93LC56B) output string. The output data bits will toggle
on the rising edge of the CLK and are stable after the
specified time delay (TPD). Sequential read is possible
when CS is held high. The memory data will automati-
cally cycle to the next register and output sequentially.
FIGURE 3-4:
EWDS TIMING
FIGURE 3-5:
EWEN TIMING
FIGURE 3-6:
READ TIMING
CS
CLK
DI
1
0
0
0
0
X
•••
X
TCSL
1
X
CS
CLK
DI
0
0
1
1
X
TCSL
•••
CS
CLK
DI
DO
1
1
0
An
•••
A0
HIGH-Z
0
Dx
•••
D0
Dx
•••
D0
•••
Dx
D0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com