TAS2553_15 datasheet(25/58 Pages) TI

25 / 58 page

LD(n)

LD (n+1)

BIT

CLOCK

DATA

RD(n)

WORD

CLOCK

LEFT CHANNEL

RIGHT CHANNEL

LD(n)

LD(n+1)

BIT

CLOCK

DATA

N N N

RD(n)

WORD

CLOCK

LEFT CHANNEL

RIGHT CHANNEL

LD(n)=n'thsampleofleftchanneldata

RD(n)=n'thsampleofrightchanneldata

LD(n)

LD (n+1)

BIT

CLOCK

DATA

N N N

RD(n)

WORD

CLOCK

LEFT CHANNEL

RIGHT CHANNEL

LD(n)=n'thsampleofleftchanneldata

RD(n)=n'thsampleofrightchanneldata

TAS2553

www.ti.com

SLAS978B – SEPTEMBER 2013 – REVISED FEBRUARY 2014

7.4.1.5 DSP Mode

Set Register 0x03, D(7:6) = 01 and Register 0x05, D(3:2) = 01 to place the TAS2553 audio interface into DSP

mode. In DSP mode, the rising edge of the word clock starts the data transfer with the left channel data first and

immediately followed by the right channel data. Each data bit is valid on the falling edge of the bit clock.

Figure 39. Timing Diagram for DSP Mode

Figure 40. Timing Diagram for DSP Mode with Offset=1

Figure 41. Timing Diagram for DSP Mode with Offset=0 and Inverted Bit Clock

For DSP mode, the number of bit-clocks per frame should be greater than twice the programmed word-length of

the data. Also the programmed offset value should be less than the number of bit-clocks per frame by at least

the programmed word-length of the data.

Submit Documentation Feedback

Product Folder Links: TAS2553

TAS2553 bảng dữ liệu(PDF) 25 Page - Texas Instruments

TAS2553 bảng dữ liệu(HTML) 25 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

bảng dữ liệu tải về

Link URL