công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AFBR-810BZ bảng dữ liệu(PDF) 4 Page - AVAGO TECHNOLOGIES LIMITED

tên linh kiện AFBR-810BZ
Giải thích chi tiết về linh kiện  Twelve-Channel Transmitter and Receiver Pluggable, Parallel-Fiber-Optic Modules
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AVAGO [AVAGO TECHNOLOGIES LIMITED]
Trang chủ  http://www.avagotech.com
Logo AVAGO - AVAGO TECHNOLOGIES LIMITED

AFBR-810BZ bảng dữ liệu(HTML) 4 Page - AVAGO TECHNOLOGIES LIMITED

  AFBR-810BZ Datasheet HTML 1Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 2Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 3Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 4Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 5Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 6Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 7Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 8Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 9Page - AVAGO TECHNOLOGIES LIMITED Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 48 page
background image
4
Figure 3. Application Reference Diagram
ASIC/SerDes
FO Tx (1 of 12 Lanes)
Host Board Electrical Interface
- Compliance Points -
FO Rx Electrical Interface
FO Rx (1 of 12 Lanes)
FO Tx Electrical Interface
SDD22
SCC22
SCC11
SDD11
SCD11
SDC22
CAC
CAC
50
Ω
50
Ω
50
Ω
50
Ω
High Speed Signal Interface
Figure 3 shows the interface between an ASIC/SerDes and
the fiber Optic modules. For simplicity, only one channel is
shown. As shown in the Figure 3, the compliance points are
on the host board side of the electrical connectors.Sets of
s-parameters are defined for the transmitter and receiver
interfaces. The transmitter and receiver are designed,
when operating within Recommended Operating Con-
ditions, to provide a robust eye-opening at the receiver
outputs. See the Recommended Operating Conditions
and the Receiver Electrical Characteristics for details.
Unused inputs and outputs should be terminated with
100 Ω differential loads.
The transmitter inputs support a wide common mode
range and DC blocking capacitors may not be needed –
none are shown in Figure 3. Depending on the common
mode range tolerance of the ASIC/SerDes inputs, DC
blocking capacitors may be required in series with the
receiver. Differential impedances are nominally 100 Ω.
The common mode output impedance for the receiver is
nominally 25 Ω while the nominal common mode input
impedance of the transmitter is 25 Ω.
Figure 4. Input Equalization
Frequency
No Equalization
Maximum Equalization
Transmitter Input Equalization
Transmitter inputs can be programmed for one of several
levels of equalization. See Figure 4. Different levels of
compensation can be selected to equalize skin-effect
losses across the host circuit board. See Tx Memory Map
01h Upper Page section addresses 228 - 233 for program-
ming details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com