LTC1235CS datasheet(7/16 Pages) LINER

7 / 16 page

LTC1235

WDI: Watchdog Input, WDI, is a three level input. Driving

WDI either high or low for longer than the watchdog time-

out period, forces both RESET and WDO low. Floating WDI

disables the Watchdog Timer. The timer resets itself with

each transition of the Watchdog Input (see Figure 11).

WDO: Watchdog logic output. When the watchdog input

remains either high or low for longer than the watchdog

time-out period, WDO goes low. WDO is set high whenever

there is a transition on the WDI pin, or LOW LINE goes low.

The watchdog timer can be disabled by floating WDI (see

Figure 11).

PI FU CTIO S

CE IN: Logic input to the Chip Enable gating circuit. CE IN

can be derived from microprocessor's address line and/or

decoder output. See Applications Information Section and

Figure 6 for additional information.

CE OUT: Logic output from the Chip Enable gating circuit.

When VCC is above the reset voltage threshold, CE OUT is

a buffered replica of CE IN. When VCC is below the reset

voltage threshold CE OUT is forced high (see Figure 6).

DAGRA

BLOCK

CHARGE

PUMP

VBATT

VCC

PFI

WDI

RESET

BATT ON

VOUT

1.3V

GND

–

TRANSITION

DETECTOR

–

WDO

RESET

PFO

LOW LINE

CE OUT

LTC1235 BD

CE IN

MEMORY

LOGIC

RESET PULSE

GENERATOR

WATCHDOG

TIMER

LEVEL SENSE

AND

DEBOUNCE

OSC

BACKUP

PB RST

LTC1235CS bảng dữ liệu(PDF) 7 Page - Linear Technology

LTC1235CS bảng dữ liệu(HTML) 7 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL