PD46185092B_15 datasheet(7/36 Pages) RENESAS

7 / 36 page

μPD46185092B, μPD46185182B, μPD46185362B

R10DS0112EJ0200 Rev.2.00

Page 7 of 35

Nov 09, 2012

(2/2)

Symbol

Type

Description

CQ, CQ#

Output

Synchronous Echo Clock Outputs. The rising edges of these outputs are tightly matched to

the synchronous data outputs and can be used as a data valid indication. These signals run

freely and do not stop when Q tristates. If C and C# are stopped (if K and K# are stopped in

the single clock mode), CQ and CQ# will also stop.

Input

Output Impedance Matching Input: This input is used to tune the device outputs to the

system data bus impedance. Q, CQ and CQ# output impedance are set to 0.2 x RQ, where

RQ is a resistor from this bump to ground. The output impedance can be minimized by

directly connect ZQ to VDDQ. This pin cannot be connected directly to GND or left

unconnected. The output impedance is adjusted every 20

μs upon power-up to account for

drifts in supply voltage and temperature. After replacement for a resistor, the new output

impedance is reset by implementing power-on sequence.

DLL#

Input

PLL Disable: When debugging the system or board, the operation can be performed at a

clock frequency slower than TKHKH (MAX.) without the PLL circuit being used, if DLL# =

LOW. The AC/DC characteristics cannot be guaranteed. For normal operation, DLL# must

be HIGH and it can be connected to VDDQ through a 10 k

Ω or less resistor.

TMS

TDI

Input

IEEE 1149.1 Test Inputs: 1.8 V I/O level. These balls may be left Not Connected if the JTAG

function is not used in the circuit.

TCK

Input

IEEE 1149.1 Clock Input: 1.8 V I/O level. This pin must be tied to VSS if the JTAG function

is not used in the circuit.

TDO

Output

IEEE 1149.1 Test Output: 1.8 V I/O level.

When providing any external voltage to TDO signal, it is recommended to pull up to VDD.

VREF

−

HSTL Input Reference Voltage: Nominally VDDQ/2. Provides a reference voltage for the input

buffers.

VDD

Supply

Power Supply: 1.8 V nominal. See Recommended DC Operating Conditions and DC

Characteristics for range.

VDDQ

Supply

Power Supply: Isolated Output Buffer Supply. Nominally 1.5 V. 1.8 V is also permissible. See

Recommended DC Operating Conditions and DC Characteristics for range.

VSS

Supply

Power Supply: Ground

−

No Connect: These signals are not connected internally.

PD46185092B bảng dữ liệu(PDF) 7 Page - Renesas Technology Corp

PD46185092B bảng dữ liệu(HTML) 7 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

bảng dữ liệu tải về

Link URL