UPD61P24CS datasheet(13/36 Pages) NEC

13 / 36 page

µPD61P24

13. CONTROL REGISTER (P1)

The control register contains of 10 bits. The controllable items are shown in Table 13-1.

Table 13-1. Control Register (P1)

Bit

D 9

Name

Test mode

–

Be sure to set 0.

Set

Value

Timer

D 8

D 7

D 6

D 5

D 4

D 3

D 2

D 1

D 0

HALT

D.P.

MOD

K I/O

D.P.

AD8

RL A

0 ←

STOP

NOP

AD =0

OSC

RUN

OSC

STOP

/12

AD =1

OSC

OUT

A 3

S-IN

D0 .......................... Specifies data to be input to A0 when the accumulator is shifted to the left.

0: A3, 1:S-IN

D1 .......................... Specifies the status of KI/O, as follows:

0: input mode, 1: output mode

D2 .......................... Specifies the status of the timer, as follows:

0: Count stop, 1: Count execution

D3 .......................... Specifies the carrier frequency output from the REM pin.

0: fOSC/8, 1: fOSC/12

D4, D5 ................. Specify the high-order 2 bits of the ROM data pointer.

D6 .......................... Determines what happen to the oscillation circuit when the HALT instruction is executed.

0: Oscillation does not stop

1: Oscillation stops (STOP mode)

D7 .......................... Be sure to set this bit to 0.

D8, D9 ................. These bits specify test modes. Be sure to set them to 0.

Remark

D0 = D8 = D9 = 0 on reset, and the other bits are undefined.

UPD61P24CS bảng dữ liệu(PDF) 13 Page - NEC

UPD61P24CS bảng dữ liệu(HTML) 13 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

bảng dữ liệu tải về

Link URL