AN4035 datasheet(30/42 Pages) STMICROELECTRONICS

30 / 42 page

Nexus Read/Write access block

AN4035

30/41

Doc ID 022669 Rev 2

Figure 20.

Read/Write access data register (RWD)

RWA is shown in Figure 21.

Figure 21.

Read/Write access address register (RWA)

4.1

Nexus register access

Access to the Nexus registers is enabled by loading the Nexus3-Access instruction

(0b00_0111_1100) into the OCMD of the OnCE. Once the Nexus3-Access instruction has

been loaded, reading/writing a Nexus register requires two passes through the DR path the

OnCE TAP controller state machine that are detailed below.

The first pass through the DR selects the Nexus register to be accessed and whether

the access is a read or a write. This is achieved by loading an 8-bit value LSB first into

the JTAG Data Register (DR). The format of this register is described in Table 7.

Read/Write Data

Reset

000

0000

00000

0000

Nexus

Reg

0xA

87654

3210

Read/Write Data

Reset

000

0000

00000

0000

Nexus

Reg

0xA

Read/Write Address

Reset

0000

00000

0000

000

Nexus

Reg

0x9

987

6543

210

Read/Write Address

Reset

0000

00000

0000

000

Nexus

Reg

0x9

AN4035 bảng dữ liệu(PDF) 30 Page - STMicroelectronics

AN4035 bảng dữ liệu(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

bảng dữ liệu tải về

Link URL