ADN2811 datasheet(4/20 Pages) AD

tên linh kiện	ADN2811

Giải thích chi tiết về linh kiện	OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp

PDF	20 Pages

Scroll/Zoom	100%

nhà sản xuất	AD [Analog Devices]

Trang chủ	http://www.analog.com

Logo

4 / 20 page

ADN2811

Rev. B | Page 4 of 20

Parameter

Conditions

Min

Typ

Max

Unit

Setup Time

TS (See Figure 3) OC-48

140

Hold Time

TH (See Figure 3) OC-48

150

REFCLK DC INPUT CHARACTERISTICS

Input Voltage Range

@ REFCLKP or REFCLKN

VCC

Peak-to-Peak Differential Input

100

Common-Mode Level

DC-Coupled, Single-Ended

VCC/2

TEST DATA DC INPUT CHARACTERISTICS4 (TDINP/N)

CML Inputs

Peak-to-Peak Differential Input Voltage

0.8

LVTTL DC INPUT CHARACTERISTICS

Input High Voltage

VIH

2.0

Input Low Voltage

VIL

0.8

Input Current

VIN = 0.4 V or VIN = 2.4 V

−5

µA

LVTTL DC OUTPUT CHARACTERISTICS

Output High Voltage

VOH, IOH = −2.0 mA

2.4

Output Low Voltage

VOL, IOL = +2.0 mA

0.4

1 PIN and NIN should be differentially driven, ac-coupled for optimum sensitivity.

2 PWD measurement made on quantizer outputs in Bypass mode.

3 Measurement is equipment limited.

4 TDINP/N are CML inputs. If the drivers to the TDINP/N inputs are anything other than CML, they must be ac-coupled.

ADN2811 bảng dữ liệu(PDF) 4 Page - Analog Devices

ADN2811 bảng dữ liệu(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

bảng dữ liệu tải về

Link URL