M80C186 datasheet(21/59 Pages) INTEL

21 / 59 page

M80C186

9876543210

OFFSET

FEH

ET SLAVEMASTER

MIO

Relocation Address Bits R19 – R8

ESC Trap

No ESC Trap (10)

MIO e Register block located in Memory

IO Space (10)

SLAVEMASTER e Configures interrupt controller for SlaveMaster Mode (10)

Figure 9 Relocation Register

OFFSET

Relocation Register

FEH

DMA Descriptors Channel 1

DAH

D0H

DMA Descriptors Channel 0

CAH

C0H

Chip-Select Control Registers

A8H

A0H

Time 2 Control Registers

66H

60H

Time 1 Control Registers

5EH

58H

Time 0 Control Registers

56H

50H

Interrupt Controller Registers

3EH

20H

Figure 10 Internal Register Map

of the midrange memory chip select may also be

selected Only one chip select may be programmed

to be active for any memory location at a time

M80C186 memory is arranged in words but chip se-

lects are sized in bytes If sixteen 64K x 1 memories

are used then the memory block size will be 128K

not 64K

Upper Memory CS

The M80C186 provides a chip select called UCS

for the top of memory The top of memory is usually

used as the system memory because after reset the

M80C186 begins executing at memory location

FFFF0H

The upper limit of memory defined by this chip select

is always FFFFFH while the lower limit is program-

mable By programming the lower limit the size of

the select block is also defined Table 7 shows the

relationship between the base address selected and

the size of the memory block obtained

Table 7 UMCS Programming Values

Starting

Memory

UMCS Value

Address

Block

(Assuming

(Base

Size

R0eR1eR2e0)

Address)

FFC00

FFF8H

FF800

FFB8H

FF000

FF38H

FE000

FE38H

FC000

16K

FC38H

F8000

32K

F838H

F0000

64K

F038H

E0000

128K

E038H

C0000

256K

C038H

The lower limit of this memory block is defined in the

UMCS register (see Figure 11) This register is at

offset A0H in the internal control block The legal

values for bits 6 – 13 and the resulting starting ad-

dress and memory block sizes are given in Table 7

Any combination of bits 6 – 13 not shown in Table 7

will result in undefined operation After reset the

UMCS register is programmed for a 1K area It must

be reprogrammed if a larger upper memory area is

desired

Any internally generated 20-bit address whose up-

per 16 bits are greater than or equal to UMCS (with

bits 0 – 5 ‘‘0’’) will cause UCS to be activated UMCS

bits R2 – R0 are used to specify READY mode for the

area of memory defined by this chip-select register

as explained below

Lower Memory CS

The M80C186 provides a chip select for low memory

called LCS The bottom of memory contains the in-

terrupt vector table starting at location 00000H

M80C186 bảng dữ liệu(PDF) 21 Page - Intel Corporation

M80C186 bảng dữ liệu(HTML) 21 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

bảng dữ liệu tải về

Link URL