ICS9148-47 datasheet(2/9 Pages) ICST

2 / 9 page

ICS9148-47

Pin Descriptions

PIN NUMBER

PIN NAME

TYPE

DESCRIPTION

1X1

XTAL_IN 14.318MHz Crystal input, has internal 33pF load

cap and feed back resistor from X2

OUT

XTAL_OUT Crystal output, has internal load cap 33pF

GND2

PWR

Ground for PCI outputs

PCICLK_F

OUT

Free Running PCI output

5, 6, 7, 8, 10, 11

PCICLK (0:5)

OUT

PCI clock outputs. TTL compatible 3.3V

6, 9

VDD2

PWR

Power for PCICLK outputs, nominally 3.3V

VDD3

PWR

Poer for 48MHz

48MHz

OUT

Fixed CLK output @ 48MHz

24/48MHz

OUT

Fixed CLK output; 24MHz if pin 27 =1 at power up, 48MHz

if pin 27=0 at power up.

GND3

PWR

Ground for 48MHz

SEL100/66.6#

Select pin for enabling 100MHz or 66.6MHz

H=100MHz, L=66.6MHz (PCI always synchronous 33.3MHz)

SCLK

Clock input for I2C input

SDATA

Data input for I2C input

GND

PWR

Ground for CPUCLK (0:1)

VDD

PWR

Power for PLL core

21, 22

CPUCLK (1:0)

OUT

CPU and Host clock outputs nominally 2.5V

VDDL

PWR

Power for CPU outputs, nominally 2.5V

IOAPIC

OUT

IOAPIC clock output 14.318MHz.

VDDL

PWR

Power for IOAPIC

VDD1

PWR

Power for REF outputs.

REF0/SEL 48#

OUT/IN

14.318MHz clock output/Latched input at power up. When

low, pin 14 is 48MHz.

GND1

PWR

Ground for REF outputs, X1, X2.

ICS9148-47 bảng dữ liệu(PDF) 2 Page - Integrated Circuit Systems

ICS9148-47 bảng dữ liệu(HTML) 2 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9

bảng dữ liệu tải về

Link URL