74HC08DB datasheet(3/16 Pages) PHILIPS

3 / 16 page

74HC_HCT08

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 6 September 2012

3 of 16

NXP Semiconductors

74HC08; 74HCT08

Quad 2-input AND gate

5.2 Pin description

Functional description

[1]

H = HIGH voltage level;

L = LOW voltage level;

X = don’t care.

Limiting values

[1]

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2]

For DIP14 package: Ptot derates linearly with 12 mW/K above 70 C.

For SO14 package: Ptot derates linearly with 8 mW/K above 70 C.

For (T)SSOP14 packages: Ptot derates linearly with 5.5 mW/K above 60 C.

For DHVQFN14 packages: Ptot derates linearly with 4.5 mW/K above 60 C.

Table 2.

Pin description

Symbol

Description

1A to 4A

1, 4, 9, 12

data input

1B to 4B

2, 5, 10,13

data input

1Y to 4Y

3, 6, 8, 11

data output

GND

ground (0 V)

VCC

supply voltage

Table 3.

Function table[1]

Input

Output

LLL

HHH

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol

Parameter

Conditions

Min

Max

Unit

VCC

supply voltage

0.5

IIK

input clamping current

VI < 0.5 V or VI >VCC +0.5 V

[1] -

20

IOK

output clamping current

VO < 0.5 V or VO >VCC +0.5 V

[1] -

20

output current

0.5 V < V

O < VCC +0.5 V

25

ICC

supply current

IGND

ground current

50

Tstg

storage temperature

65

+150

C

Ptot

total power dissipation

[2]

DIP14 package

750

SO14, (T)SSOP14 and

DHVQFN14 packages

500

74HC08DB bảng dữ liệu(PDF) 3 Page - NXP Semiconductors

74HC08DB bảng dữ liệu(HTML) 3 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL