ML7344J datasheet(30/151 Pages) ETC2

30 / 151 page

FEDL7344C/E/J-04

ML7344C/E/J

30/151

●Notes to set RF state

ML7344 is able to change the internal RF state transition autonomously (without commands from MCU) as

well as RF state change commands from MCU. (please refer to ”LSI state transition instruction”). If both

timing of operation (autonomous state and state change from MCU command) overlapped, unintentional RF

state may occur. Timing of autonomous state RF change is described in the following table.

Care must be taken not to overlap the conditions.

Function

RF state change

(before → after)

RF state transition timing (not from

Host MCU command)

Recommended process

Automatic TX

After TX data transfer completion interrupt

occurs, {value [TX_RATE_H/L: B1 0x02/03)] ×

2 / 26}[μs] period

FAST_TX

mode

TRX_OFF/RX_ON

→TX_ON

When FIFO write access exceed trigger level

+1, {value [RX_RATE1_H/L:B1 0x04/05] × 5 /

26}[μs] period.

TX_ON→TRX_OFF

TX_ON→RX_ON

RF state setting

after

TX completion

TX_ON→SLEEP

After TX completion interrupt (INT[16] group3),

{value [TX_RATE_H/L:B1 0x02/03] × 2 / 26}

[μs] period

RX_ON→TRX_OFF

RX_ON→TX_ON

RF state setting

after

RX completion

RX_ON→SLEEP

After RX completion interrupt (INT[8] group2),

{value [RX_RATE1_H/L:B1 0x04/05] × 2 /

26}[μs] period

SLEEP→TX_ON

SLEEP→RX_ON

After wake-up timer completion interrupt

(INT[6] group1), 1 clock cycle period defined by

WUT_CLK_SET[3:0] ([WUT_CLK_SET: B0

0x2E(3-0)]).

Write access to [RF_STATUS:B0

0x0B] is possible after RF state

transition

completion

interrupt

(INT[3] group1), or move to the

state

defined

GET_TRX

([RF_STATUS:B0 0x0B(7-4)]).

SLEEP→VCO_CAL

→TX_ON

Wake-up timer

SLEEP→VCO_CAL

→RX_ON

After wake-up timer completion interrupt

(INT[6] group1), before VCO calibration

completion interrupt (INT[1] group1).

Write access to [RF_STATUS:B0

0x0B] and BANK2 is possible

after VCO calibration completion

interrupt (INT[1] group1).

TX_ON→SLEEP

Continuous

operation timer

RX_ON→SLEEP

After continuous operation timer completion, 1

clock cycle period defined by WUT_CLK_SET

[3:0] ([WUT_CLK_SET: B0 0x2E(3-0)]).

High speed

carrier checking

RX_ON→SLEEP

After CCA completion interrupt (INT[18]

group3), duration 6.3[μs].

Write access to [RF_STATUS:B0

0x0B] is possible after RF state

transition completion interrupt

(INT[3] group1), or move to the

state defined by GET_TRX

([RF_STATUS:B0 0x0B(7-4)]).

PLL unlock

detection

TX_ON→TRX_OFF

After PLL unlock detection interrupt (INT[2]

group1) occurs, duration 147[μs].

Write access to [RF_STATUS:B0

0x0B] is possible 147μs after PLL

unlock interrupt (INT[2] group1)

detected.

ML7344J bảng dữ liệu(PDF) 30 Page - List of Unclassifed Manufacturers

ML7344J bảng dữ liệu(HTML) 30 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL