LP3972 datasheet(34/59 Pages) TI1

34 / 59 page

LP3972

SNVS468J – SEPTEMBER 2006 – REVISED AUGUST 2011

www.ti.com

Bit

Access

Name

Description

B3_OK

Buck3 Supply Output Voltage Status

0 - (Buck3) output voltage < 90% Default value

1 - (Buck3) output voltage > 90% Default value

B2_OK

Buck2 Supply Output Voltage Status

0 - (Buck2) output voltage < 90% Default value

1 - (Buck2) output voltage > 90% Default value

LDO1_OK

LDO1 Output Voltage Status

0 - (VCC_LDO1) output voltage < 90% of selected value

1 - (VCC_LDO1) output voltage > 90% of selected value

—

Reserved

2:0

BCT

Binary coded thermal management flag status register

Temperature

Data Code

Ascending °C

000

001

010

011

100

120

101

140

110

160

111

Reserved

LOGIC OUTPUT ENABLE REGISTER (LOER) 8H’84

Bit

6(1)

5(1)

4(1)

3(1)

2(1)

1(1)

0(1)

Designation

Reserved

B3ENC

B2ENC

B1ENC

L5EC

L4EC

L3EC

L2EC

Reset Value

(1)

One time factory programmable EPROM registers for default values

LOGIC OUTPUT ENABLE REGISTER (LOER) DEFINITIONS 8H’84

Bit

Access

Name

Description

—

Reserved

R/W

B3ENC

Connects Buck3 enable to SYS_EN or PWR_EN Logic Control pin

0 - Buck3 enable connected to PWR_EN

1 - Buck3 enable connected to SYS_EN, Default

R/W

B2ENC

Connects Buck2 enable to SYS_EN or PWR_EN Logic Control pin

0 - Buck2 enable connected to PWR_EN

1 - Buck2 enable connected to SYS_EN, Default

R/W

B1ENC

Connects Buck1 enable to SYS_EN or PWR_EN Logic Control pin

0 - Buck1 enable connected to PWR_EN, Default

1 - Buck1 enable connected to SYS_EN

R/W

L5EC

Connects LDO5 enable to SYS_EN or PWR_EN Logic Control pin

0 - LDO5 enable connected to PWR_EN, Default

1 - LDO5 enable connected to SYS_EN

R/W

L4EC

Connects LDO4 enable to SYS_EN or PWR_EN Logic Control pin

0 - LDO4 enable connected to PWR_EN

1 - LDO4 enable connected to SYS_EN, Default

R/W

L3EC

Connects LDO3 enable to SYS_EN or PWR_EN Logic Control pin

0 - LDO3 enable connected to PWR_EN

1 - LDO3 enable connected to SYS_EN, Default

R/W

L2EC

Connects LDO2 enable to SYS_EN or PWR_EN Logic Control pin

0 - LDO2 enable connected to PWR_EN

1 - LDO2 enable connected to SYS_EN, Default

Submit Documentation Feedback

Product Folder Links: LP3972

LP3972 bảng dữ liệu(PDF) 34 Page - Texas Instruments

LP3972 bảng dữ liệu(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

bảng dữ liệu tải về

Link URL