| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MADR-011007 bảng dữ liệu(PDF) 3 Page - M/A-COM Technology Solutions, Inc. |
|
|
|||||||||||||||||||||||||||||
MADR-011007 bảng dữ liệu(HTML) 3 Page - M/A-COM Technology Solutions, Inc. |
|
3 / 5 page ![]() 40-bit Serial to Parallel Driver for GaAs FETs Rev. V1 3 3 M/A-COM Technology Solutions Inc. (MACOM) and its affiliates reserve the right to make changes to the product(s) or information contained herein without notice. Visit www.macomtech.com for additional data sheets and product information. • North America Tel: 800.366.2266 / Fax: 978.366.2266 • Europe Tel: 44.1908.574.200 / Fax: 44.1908.574.300 • Asia/Pacific Tel: 81.44.844.8296 / Fax: 81.44.844.8298 3 MADR-011007 Serial Bit Stream Definition7 Bit No. Bit Function Bit No. Bit Function 1 RX2-phase 1 21 TX-phase 1-A 2 RX2-phase 2 22 TX-phase 1-B 3 RX2-phase 3 23 TX-phase 2-A 4 RX2-phase 4 24 TX-phase 2-B 5 RX2-phase 5 25 TX-phase 3-A 6 RX2-phase 6 26 TX-phase 3-B 7 RX2-atten 1 27 TX-phase 4-A 8 RX2-atten 2 28 TX-phase 4-B 9 RX2-atten 3 29 TX-phase 5-A 10 RX2-atten 4 30 TX-phase 5-B 11 RX1-phase 1 31 TX-phase 6-A 12 RX1-phase 2 32 TX-phase 6-B 13 RX1-phase 3 33 TX-atten 1-A 14 RX1-phase 4 34 TX-atten 1-B 15 RX1-phase 5 35 TX-atten 2-A 16 RX1-phase 6 36 TX-atten 2-B 17 RX1-atten 1 37 TX-atten 3-A 18 RX1-atten 2 38 TX-atten 3-B 19 RX1-atten 3 39 TX-atten 4-A 20 RX1-atten 4 40 TX-atten 4-B 7. Bit No. 1 should be the first bit going into the serial interface. Function Diagram SNGL_DUAL Vertical Beam Bits L H TX_STATE L8 A9 B9 H8 A A SNGL_DUAL Horizontal Beam Bits L H TX_STATE L B A H B B TX Mux Truth Table 8. For VEE = -5 V, Logic ―L‖ = -5 V, and Logic ―H‖ = 0 V. 9. ―A‖ represents odd bits of the 20-bit TX bit stream, and ―B‖ represents even bits of the 20-bit TX bit stream. 40-bit Shift Reg. SERIAL IN CLK 40-bit Latch 40 bits LOAD Last 20 bits First 20 bits 20-bit Mux 10 TX bits 10 TX bits 20-bit Driver 10-bit Driver 10-bit Driver RX Outputs 20 RX bits 10 TX bits 10 TX bits TX Horizontal Outputs TX Vertical Outputs Note: Both shift registers and latches are positive edge triggered. SERIAL OUT Handling Procedures Please observe the following precautions to avoid damage: Static Sensitivity Silicon Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these devices. |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |