| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DS1721 bảng dữ liệu(PDF) 16 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS1721 bảng dữ liệu(HTML) 16 Page - Dallas Semiconductor |
|
16 / 16 page ![]() DS1721 16 of 16 NOTES: 1. All voltages are referenced to ground. 2. I/O pins of fast mode devices must not obstruct the SDA and SCL lines if VDD is switched off. 3. IDD specified with TOUT pin open. 4. IDD specified with VDD at 5.0V and SDA,SCL = 5.0V, 0°C to 70°C. 5. See typical accuracy curves for specification limits outside the temperature range indicated. 6. After this period, the first clock pulse is generated. 7. The maximum tHD:DAT has only to be met if the device does not stretch the LOW period (tLOW) of the SCL signal. 8. A fast mode device can be used in a standard mode system, but the requirement tSU:DAT >250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tR MAX+tSU:DAT 1000+250 = 1250 ns before the SCL line is released. 9. Cb - total capacitance of one bus line in pF. TIMING DIAGRAMS Figure 7 TYPICAL DS1721 THERMOMETER PERFORMANCE CURVE Figure 8 TBD |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |