công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CS5126 bảng dữ liệu(PDF) 7 Page - Cirrus Logic

tên linh kiện CS5126
Giải thích chi tiết về linh kiện  16-Bit Stereo A/D Converter for Digital Audio
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CIRRUS [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5126 bảng dữ liệu(HTML) 7 Page - Cirrus Logic

Back Button CS5126 Datasheet HTML 3Page - Cirrus Logic CS5126 Datasheet HTML 4Page - Cirrus Logic CS5126 Datasheet HTML 5Page - Cirrus Logic CS5126 Datasheet HTML 6Page - Cirrus Logic CS5126 Datasheet HTML 7Page - Cirrus Logic CS5126 Datasheet HTML 8Page - Cirrus Logic CS5126 Datasheet HTML 9Page - Cirrus Logic CS5126 Datasheet HTML 10Page - Cirrus Logic CS5126 Datasheet HTML 11Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
each conversion finishes determines which chan-
nel is acquired and tracked. The L/R input must
remain valid at least until 30ns before the next
falling transition on HOLD.
As shown in the timing diagram in Figure 3, the
CS5126 uses pipelined data transmission. That
is, data from a particular conversion transmits
during the next conversion cycle. The serial
clock input, SCLK, is derived by dividing the
master clock by 16. The MSB (most-significant-
bit) will be stable on the first rising edge of
SCLK after a falling transition on HOLD. With
a serial clock of fclk/16, transmission of all 16
output bits will span an entire conversion and
acquisition cycle.
STEREO MODE PERFORMANCE
As illustrated in Figure 4, the CS5126 typically
provides 92dB S/(N+D) and 0.001% THD. Un-
like conventional successive-approximation
ADC’s, the CS5126’s signal-to-noise and dy-
namic range are not limited by differential non-
linearities (DNL) caused by calibration errors.
Rather, the dominant noise source is broadband
thermal noise which aliases into the baseband.
This white broadband noise also appears as an
idle channel noise of 1/2 LSB (rms).
VA+
VA-
VD+
VD-
AINL
AINR
VREF
AGND
REFBUF
L/R
HOLD
SCLK
CLKIN
SDATA
DGND
+5V
-5V
0.1
µF
0.1
µF
0.1
µF
0.1
µF
0.1
µF
Right Ch.
Analog In
Left Ch.
Analog In
f
/256
clk
f
/16
clk
fclk
f
/512
clk
1
µF
+
+ 1 µF
+
1
µF
+ 1 µF
Voltage
Reference
CS5126
10
Ω
10
Ω
200
Ω
200
Ω
Anti Alias
Filter
Anti Alias
Filter
1 nF
SLEEP
1 nF
Figure 2. Stereo Mode Connection Diagram
SCLK (i)
L/R (i)
HOLD (i)
Rch Conv.
Lch Conv.
Rch Acq.
Lch Acq.
LSB
MSB
LSB
MSB
LSB
MSB
SDATA (o)
Internal
Status
Right Channel Data
Left Channel Data
Figure 3. Stereo Mode Timing
CS5126
DS32F1
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com