CS4299 datasheet(20/52 Pages) CIRRUS

20 / 52 page

CS4299

4.1

Reset Register (Index 00h)

SE[4:0]

Crystal 3D Stereo Enhancement. SE[4:0] = 00110, indicating this feature is present.

ID8

18-bit ADC Resolution. The ID8 bit is ‘set’, indicating this feature is present.

ID7

20-bit DAC resolution. The ID7 bit is ‘set’, indicating this feature is present.

ID4

Headphone Output (Alt Line Out). The ID4 bit is ‘set’, indicating this feature is present.

Default

1990h. The data in this register is read-only data.

Any write to this register causes a Register Reset to the default state of the audio (Index 00h - 38h) and vendor spe-

cific (Index 5Ah - 7Ah) registers. A read from this register returns configuration information about the CS4299.

4.2

Master Volume Register (Index 02h)

Mute

Master Mute. Setting this bit mutes the LINE_OUT_L/R output signals.

ML[5:0]

Master Volume Left. These bits control the left master output volume. Each step corresponds

to 1.5 dB gain adjustment, with 00000 = 0 dB. The total range is 0 dB to -94.5 dB attenuation.

MR[5:0]

Master Volume Right. These bits control the right master output volume. Each step corresponds

to 1.5 dB gain adjustment, with 00000 = 0 dB. The total range is 0 dB to -94.5 dB attenuation.

Default

8000h. This value corresponds to 0 dB attenuation and Mute ‘set’.

D15

D14

D13

D12

D11

D10

SE4

SE3

SE2

SE1

SE0

ID8

ID7

ID4

0000

D15

D14

D13

D12

D11

D10

Mute

ML5

ML4

ML3

ML2

ML1

ML0

MR5

MR4

MR3

MR2

MR1

MR0

CS4299 bảng dữ liệu(PDF) 20 Page - Cirrus Logic

CS4299 bảng dữ liệu(HTML) 20 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL