AS8515 datasheet(54/65 Pages) AMSCO

54 / 65 page

www.ams.com

Revision 0.7

54 - 65

AS8515

Datasheet - 4-Wi re SP I Interf ace

MOD_CTL_REG

(Mode Control Registers)

0000_0000

R/W

D[7:6]

These two bits select the operating mode of the Device.

Default is 00 (Normal Mode 1)

Normal Mode 1

Normal Mode 2

Standby Mode 1

Standby Mode 2

D[5:3]

These three bits select the number of cycles to be

ignored before comparison with the set threshold in

Standy Mode. Default is 000 (3 cycles of data)

000

3 cycles of data

001

4 cycles of data

010

5 cycles of data

011

6cycles of data

100

7 cycles of data

101

8 cycles of data

110

9 cycles of data

111

10 cycles of data

D[2]

This bit controls the CHOP_CLK availability on

CHOP_CLK pin.

Default is 0

Disabled

Enabled

D[1]

Enabling the MEN pin to indicate transition from

Standby to Normal Mode.

Disabled

Enabled

D[0]

This bit is used to take the device from STOP state to

any of the Modes based on D[7:6] selection of this

Retain in STOP state

Enables transition to Normal or Standby

Modes.

MOD_Ta_REG1

(Ta Control Register)

1000_0000

D[7]

Unit of Ta in SBM1/SBM2. Default is 1

Unit is in milliseconds

Unit is in seconds

D[6:0]

MSB value of Ta

MOD_Ta_REG2

(Ta Control Register)

0000_0000

R/W

D[7:0]

Unit of Ta in SBM1/SBM2

LSB value of Ta

MOD_ITH_REG1

(Current Threshold Register)

0000_0000

R/W

D[7:0]

MSB bits of 16 bits SBM2 threshold register

MOD_ITH_REG2

(Current Threshold Register)

0000_0000

R/W

D[7:0]

LSB bits of 16 bits SBM2 threshold register

Table 49. Control Registers

Addr in

HEX

POR Value

R/W

8-bit Control / Status Data

AS8515 bảng dữ liệu(PDF) 54 Page - ams AG

AS8515 bảng dữ liệu(HTML) 54 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

bảng dữ liệu tải về

Link URL