| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PD720201 bảng dữ liệu(PDF) 4 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
PD720201 bảng dữ liệu(HTML) 4 Page - Renesas Technology Corp |
|
4 / 43 page ![]() μPD720201/μPD720202 1. OVERVIEW R19DS0047EJ0500 Rev. 5.00 Page 4 of 40 Jan. 17, 2013 1.4 Block Diagram Figure 1-1. μPD720201 Block Diagram Figure 1-2. μPD720202 Block Diagram PCI Express Gen2 Interface Complies with PCI Express Gen2 interface, with 1 lane. This block includes both the link and PHY layers. xHCI Controller Handles all support required for USB 3.0, SuperSpeed and Hi-/Full-/Low-speed. This block includes the register interface from the system. Root hub Hub function in host controller. SS PHY For SuperSpeed Tx/Rx HS/FS/LS PHY For Hi-/Full-/Low-Speed Tx/Rx Power SW I/F Connected to external power switch for port power control and over current detection. SPI Interface Connected to external serial ROM. When system BIOS or system software does not support FW download function, the external serial ROM is required. OSC Internal oscillator block. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |